



ALPHA & OMEGA
SEMICONDUCTOR

AOT66811L
80V N-Channel AlphaSGT2™

General Description

- Trench Power AlphaSGT2™ technology
- Low $R_{DS(ON)}$ and optimized switching performance
- RoHS 2.0 and Halogen-Free Compliant

Product Summary




V_{DS}	80V
I_D (at $V_{GS}=10V$)	120A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 3mΩ
$R_{DS(ON)}$ (at $V_{GS}=8V$)	< 3.4mΩ

Applications

- Industrial Application
- Telecom and Server Power Supply

100% UIS Tested
100% R_g Tested

Max $T_j=175^\circ C$



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOT66811L	TO-220	Tube	1000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	80	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	I_D	120	A
$T_C=100^\circ C$		120	
Pulsed Drain Current ^C	I_{DM}	480	
Continuous Drain Current	I_{DSM}	43	A
$T_A=70^\circ C$		36	
Avalanche Current ^C	I_{AS}	75	A
Avalanche energy ^C	E_{AS}	281	mJ
Power Dissipation ^B	P_D	310	W
$T_C=100^\circ C$		155	
Power Dissipation ^A	P_{DSM}	10	W
$T_A=70^\circ C$		7	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	12	15	°C/W
Maximum Junction-to-Ambient ^{A,D}		50	60	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.4	0.48	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	80			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=80\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.6	3.2	3.8	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		2.5	3	$\text{m}\Omega$
		$V_{GS}=8\text{V}, I_D=20\text{A}$		3.6	4.4	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		90		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
I_S	Maximum Body-Diode Continuous Current ^G				120	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=40\text{V}, f=1\text{MHz}$		5750		pF
C_{oss}	Output Capacitance			1580		pF
C_{rss}	Reverse Transfer Capacitance			30		pF
R_g	Gate resistance	f=1MHz	0.5	1.0	1.5	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=40\text{V}, I_D=20\text{A}$		77	110	nC
Q_{gs}	Gate Source Charge			21		nC
Q_{gd}	Gate Drain Charge			15		nC
Q_{oss}	Output Charge	$V_{GS}=0\text{V}, V_{DS}=40\text{V}$		112		nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=40\text{V}, R_L=2.0\Omega, R_{GEN}=3\Omega$		19		ns
t_r	Turn-On Rise Time			7		ns
$t_{D(off)}$	Turn-Off Delay Time			45		ns
t_f	Turn-Off Fall Time			10		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		35		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		175		nC

A. The value of R_{QJA} is measured, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{QJA} \leq 10\text{s}$ and the maximum allowed junction temperature of 175°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$.

D. The R_{QJA} is the sum of the thermal impedance from junction to case R_{QJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.







F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$. The SOA curve provides a single pulse rating.






G. The maximum current rating is package limited.

H. These tests are performed, in a still air environment with $T_A=25^\circ\text{C}$.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 12: Power De-rating (Note F)

Figure 13: Current De-rating (Note F)

Figure 14: Cross stored Energy

Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)

Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

