









- [01.SchDoc](#)
- [02.SchDoc](#)
- [03.SchDoc](#)
- [04.SchDoc](#)
- [05.SchDoc](#)
- [06.SchDoc](#)
- [07.SchDoc](#)
- [08.SchDoc](#)
- [09.SchDoc](#)
- [10.SchDoc](#)

Mount.Hole 3.2mmMount.Hole 3.2mm



Top of Board




			Title:		
			A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14		Zeichner: Trenz Electronic GmbH / TT		Blatt 1 von 11	
Filename: 00.SchDoc					

1

2

3

4




Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 2 von 11
Filename: 01.SchDoc		

1

2

3

4



Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 3 von 11
Filename: 02.SchDoc		

Trace widths should be 3 to 5 mils.

- Trace spacing should be three times the trace width.
- Signals must not be routed over splits or voids.
- Routing of differential pairs adjacent to noisy signal lines or high-speed switching devices such as clock chips should be avoided.
- The spacing between differential clocks/strobes and other signals on the same PCB layer should be 20 mil. The 20 mil spacing should be maintained when using serpentine routing for length matching.

Differential clocks/strobes are to be routed as 1000 differential signals. The clock pairs must be routed on the same PCB layer with no layer changes or hops after the initial pad to via breakout.

The Data (DQ), Data Mask (DM), and Data Strobe (DQS) signals should receive the highest priority (that is, routed first), because they are the highest speed DDR signals.

- DQ, DM, and DQS signals should be routed in a data group (per byte). Each group should have similar loading and routing to maintain timing and signal integrity.
- The provided spacing should be 20 mil between a data group and any other signals.
- DQS signals should be isolated from other signals by 20 mil to avoid crosstalk.
- There should be a maximum of ±25 ps electrical delay (±150 mil) between any DQ/DM and its associated DQS strobe.
- A data group should be referenced to a GROUND plane.
- DQ bit swapping at the memory interface is permitted to facilitate layout.

Swapping should only be done within a data group.

- DQS to DQS_N trace lengths should be matched (±10 mil).
- Memory terminations (if external terminations are used) should be placed after the associated memory component in a fly-by fashion.
- For 16-bit DDR devices, the LDQS/LDQS_N and UDQS/UDQS_N trace lengths should be matched within ±25 ps of the electrical delay (±150 mil).

When the data groups have been routed, the next highest priority is the differential clock (CK / CK_N). The clock should be routed first because all address and control trace length matching must be referenced to the differential clock PCB trace length, which might need to be adjusted as the layout task proceeds.

- CK to CK_N trace lengths must be matched (±10 mil).
- CK and DQS trace lengths must be matched (±250 mil) to maximize setup and hold margins.
- There must be a maximum ±50 ps electrical delay (±300 mil) between any address/control signals and the associated CK and CK_N differential clock FPGA output.
- Address and control signals can be referenced to a POWER plane if a GROUND plane is not next to this group of signals in the PCB stack-up.

To avoid crosstalk, address and command signals should be kept on a different routing layer from DQ, DQS, and DM.

- Differential clock terminations (if external terminations are used) must be located as close as possible to the load, after the clock pads of the PCB. PCB trace lengths used in trace length matching must exclude the CLINE length of the PCB trace from memory ball to terminating resistor.

Classnames:
 S60-15 uses 1.5V or GND plane as reference
 D100-15 uses 1.5V or GND plane as reference


S60-25 uses 2.5V or GND plane as reference
 D100-25 uses 2.5V or GND plane as reference

S60-IO uses VCCIO0 or GND plane as reference
 D100-IO uses VCCIO0 or GND plane as reference

S60-33 uses 3.3V or GND plane as reference
 D100-33 uses 3.3V or GND plane as reference

AV0 = 0 -> commercial AV0 = 1 -> Industrial
 AV1 = 0 -> speedgrade 2 AV1 = 1 -> speedgrade 3
 AV2 = 0 -> 2 x 128 MByte AV2 = 1 -> 2 x 512 MByte
 AV3 = reserved


Assembly Variants



BR3 BR2 BR1 BR0


 1 1 1 1 | -01 Initial revision
 1 1 1 0 | -02

Board Revisions



Enable pullups in FPGA

	Title:		
	A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
	Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 4 von 11
	Filename: 03.SchDoc		



A

A

B


B

C

C

D


D



Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 5 von 11
Filename: 04.SchDoc		

B2B_Bank2 S50-33

- B2B_B2_L2_P
- B2B_B2_L2_N
- B2B_B2_L4_P
- B2B_B2_L4_N
- B2B_B2_L5_P
- B2B_B2_L5_N
- B2B_B2_L6_P
- B2B_B2_L6_N
- B2B_B2_L8_P
- B2B_B2_L8_N
- B2B_B2_L9_P
- B2B_B2_L9_N
- B2B_B2_L10_P
- B2B_B2_L10_N
- B2B_B2_L11_P
- B2B_B2_L11_N
- B2B_B2_L15_P
- B2B_B2_L15_N
- B2B_B2_L18_P
- B2B_B2_L18_N
- B2B_B2_L21_P
- B2B_B2_L21_N
- B2B_B2_L41_P
- B2B_B2_L41_N
- B2B_B2_L42_P
- B2B_B2_L42_N
- B2B_B2_L43_P
- B2B_B2_L43_N
- B2B_B2_L44_P
- B2B_B2_L44_N
- B2B_B2_L45_P
- B2B_B2_L45_N
- B2B_B2_L48_P
- B2B_B2_L48_N
- B2B_B2_L49_P
- B2B_B2_L49_N
- B2B_B2_L57_P
- B2B_B2_L57_N
- B2B_B2_L59_P
- B2B_B2_L59_N
- B2B_B2_L60_P
- B2B_B2_L60_N
- B2B_B2_L29_N
- B2B_B2_L31_N
- B2B_B2_L32_N



Route all possible as diffpair to B2B

Pin	Signal	Notes
AA11	VCCO_2	
AA15	VCCO_2	
AA19	VCCO_2	
AA3	VCCO_2	
AA7	VCCO_2	
T13	VCCO_2	
T9	VCCO_2	
V12	VCCO_2	
V16	VCCO_2	
V8	VCCO_2	
W5	VCCO_2	
Y21	fixed CCLK	
AA22	fixed	
PAA21	B2B_B2_L2_P	
NAB21	B2B_B2_L2_N	
AA20	fixed MISO	
AB20	fixed MOSI	
T18	B2B_B2_L4_P	
T17	B2B_B2_L4_N	
Y19	B2B_B2_L5_P	
AB19	B2B_B2_L5_N	
W18	B2B_B2_L6_P	
Y18	B2B_B2_L6_N	
T16	PHY_TXD4	
T15	PHY_RESET	
U17	B2B_B2_L8_P	
U16	B2B_B2_L8_N	
V19	B2B_B2_L9_P	
V18	B2B_B2_L9_N	
R16	B2B_B2_L10_P	
R15	B2B_B2_L10_N	
V17	B2B_B2_L11_P	
W17	B2B_B2_L11_N	
U14	fixed MISO2	
U13	fixed MISO3	
U15	PHY_TXD6	
V15	PHY_TXD0	
AA18	PHY_TXER	
AB18	B2B_B2_L15_P	
Y17	B2B_B2_L15_N	
AB17	PHY_TXD7	
AA14	PHY_TXD1	
AB14	PHY_TXD2	
Y16	B2B_B2_L18_P	
W15	B2B_B2_L18_N	
V13	PHY_TXEN	
W13	PHY_TXD3	
AA16	PHY_TXD5	
AB16	B2B_B2_L21_P	
W14	B2B_B2_L21_N	
Y14		
Y15		
AB15		
T12		
U12		

Pin	Signal	Notes
AA11	VCCO_2	
AA15	VCCO_2	
AA19	VCCO_2	
AA3	VCCO_2	
AA7	VCCO_2	
T13	VCCO_2	
T9	VCCO_2	
V12	VCCO_2	
V16	VCCO_2	
V8	VCCO_2	
W5	VCCO_2	
IO_L1P_CCLK_2	IO_L1P_CCLK_2	
IO_L1N_M0_CMPMISO_2	IO_L1N_M0_CMPMISO_2	
IO_L2P_CMPCLK_2	IO_L2P_CMPCLK_2	
IO_L2N_CMPMOSI_2	IO_L2N_CMPMOSI_2	
IO_L3P_D0_DIN_MISO_MISO1_2	IO_L3P_D0_DIN_MISO_MISO1_2	
IO_L3N_MOSI_CSI_B_MISO0_2	IO_L3N_MOSI_CSI_B_MISO0_2	
IO_L4P_2/NC	IO_L4P_2/NC	
IO_L4N_VREF_2/NC	IO_L4N_VREF_2/NC	
IO_L5P_2	IO_L5P_2	
IO_L5N_2	IO_L5N_2	
IO_L6P_2/NC	IO_L6P_2/NC	
IO_L6N_2/NC	IO_L6N_2/NC	
IO_L7P_2/NC	IO_L7P_2/NC	
IO_L7N_2/NC	IO_L7N_2/NC	
IO_L8P_2/NC	IO_L8P_2/NC	
IO_L8N_2/NC	IO_L8N_2/NC	
IO_L9P_2/NC	IO_L9P_2/NC	
IO_L9N_2/NC	IO_L9N_2/NC	
IO_L10P_2/NC	IO_L10P_2/NC	
IO_L10N_2/NC	IO_L10N_2/NC	
IO_L11P_2/NC	IO_L11P_2/NC	
IO_L11N_2/NC	IO_L11N_2/NC	
IO_L12P_D1_MISO2_2	IO_L12P_D1_MISO2_2	
IO_L12N_D2_MISO3_2	IO_L12N_D2_MISO3_2	
IO_L13P_M1_2	IO_L13P_M1_2	
IO_L13N_D10_2	IO_L13N_D10_2	
IO_L14P_D11_2	IO_L14P_D11_2	
IO_L14N_D12_2	IO_L14N_D12_2	
IO_L15P_2	IO_L15P_2	
IO_L15N_2	IO_L15N_2	
IO_L16P_2	IO_L16P_2	
IO_L16N_VREF_2	IO_L16N_VREF_2	
IO_L17P_2/NC	IO_L17P_2/NC	
IO_L17N_2/NC	IO_L17N_2/NC	
IO_L18P_2/NC	IO_L18P_2/NC	
IO_L18N_2/NC	IO_L18N_2/NC	
IO_L19P_2	IO_L19P_2	
IO_L19N_2	IO_L19N_2	
IO_L20P_2/NC	IO_L20P_2/NC	
IO_L20N_2/NC	IO_L20N_2/NC	
IO_L21P_2	IO_L21P_2	
IO_L21N_2	IO_L21N_2	
IO_L22P_2/NC	IO_L22P_2/NC	
IO_L22N_2/NC	IO_L22N_2/NC	

Pin	Signal	Notes
T14	PHY_CRIS	
R13	PHY_COL	
W12	PHY_TXCLK fixed on P CLK	
Y12	B2B_B2_L29_N	
Y13	CLK_P fixed on P CLK, keep clk_p and clk_n off diffpair	
AB13		
AA12	PHY_125 fixed on P CLK	
AB12	B2B_B2_L31_N	
Y11	PHY_RXCLK fixed on P CLK	
AB11	B2B_B2_L32_N	
R11	PHY_GTXCLK	
T11	MAC_DATA	
AA10	B2B_B2_L41_P	
AB10	B2B_B2_L41_N	
V11	B2B_B2_L42_P	
W11	B2B_B2_L42_N	
Y9	B2B_B2_L43_P	
AB9	B2B_B2_L43_N	
W10	B2B_B2_L44_P	
Y10	B2B_B2_L44_N	
AA8	B2B_B2_L45_P	
AB8	B2B_B2_L45_N	
W8	PHY_RXD1	
V7	PHY_RXD4	
W9	PHY_RXD6	
Y8	PHY_RXER	
Y7	B2B_B2_L48_P	
AB7	B2B_B2_L48_N	
AA6	B2B_B2_L49_P	
AB6	B2B_B2_L49_N	
U9	PHY_RXD3	
W9	WDI	
T8		
U8		
T10		
U10		
W6		
Y6		
Y5		
AB5		
AA4	B2B_B2_L57_P	
AB4	B2B_B2_L57_N	
Y3	PHY_RXD0	
AB3	PHY_MDIO	
R9	B2B_B2_L59_P	
R8	B2B_B2_L59_N	
T7	B2B_B2_L60_P	
R7	B2B_B2_L60_N	
W4	PHY_RXD2	
Y4	PHY_RXDV	
U6	PHY_RXD7	
V5	PHY_RXD5	
AA2	PHY_MDC	
AB2	PHY_INT	
T6	INIT fixed	
T5	CSO_B fixed	



PHY_Global
PHY_125

- PHY_TX
- PHY_TXEN
- PHY_TXCLK
- PHY_TXER
- PHY_TXD0
- PHY_TXD1
- PHY_TXD2
- PHY_TXD3
- PHY_TXD4
- PHY_TXD5
- PHY_TXD6
- PHY_TXD7
- PHY_RX
- PHY_RXCLK
- PHY_RXER
- PHY_RXDV
- PHY_RXD0
- PHY_RXD1
- PHY_RXD2
- PHY_RXD3
- PHY_RXD4
- PHY_RXD5
- PHY_RXD6
- PHY_RXD7

- PHY_Other
- PHY_MDIO
- PHY_MDC
- PHY_INT
- PHY_RESET
- PHY_LED_TX
- PHY_LED_RX
- PHY_L10
- PHY_CRIS
- PHY_COL

Don't use pins, wich are marked NC100



Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 6 von 11
Filename: 05.SchDoc		

A

B

C


D

A




B

C

D



Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 7 von 11
Filename: 06.SchDoc		





VREF2

B2B B3 L9 P
B2B B3 L9 N







VREF2

MCB3_DRAM_DQ14
MCB3_DRAM_DQ15
MCB3_DRAM_DQ12
MCB3_DRAM_DQ13
MCB3_DRAM_UDQ_P
MCB3_DRAM_UDQ_N
MCB3_DRAM_DQ10
MCB3_DRAM_DQ11
MCB3_DRAM_DQ8
MCB3_DRAM_DQ9
MCB3_DRAM_DQ0
MCB3_DRAM_DQ1
MCB3_DRAM_DQ2
MCB3_DRAM_DQ3





XC6SLX45-2FGG484C



Title:			
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02	
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 8 von 11	
Filename: 07.SchDoc			



Phy Address 00111
Advertise Pause
Auto Neg, advertise all caps, prefer slave
Auto crossover, 125clk enabled
GMIi to copper, Fiber autdetect disabled
Sleep mode disabled
MDC/MDIO, Active Low interrupt, 50 Ohm SERDES






Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 9 von 11
Filename: 08.SchDoc		

1


2

3

4



Put cclk termination close to the input pin



Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 10 von 11
Filename: 09.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D



	Title:		
	A4	Nummer: GigaBee FPGA Module TE0600-02	Rev. 02
	Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 11 von 11
	Filename: 10.SchDoc		