

U_B2B-Connectors
B2B-Connectors.SchDoc

U_B13
B13.SchDoc

U_B14
B14.SchDoc

U_B15
B15.SchDoc

U_B16
B16.SchDoc

U_B34
B34.SchDoc

U_FPGA-MGT
FPGA-MGT.SchDoc

U_FPGA-CFG
FPGA-CFG.SchDoc

U_FPGA-PWR
FPGA-PWR.SchDoc

U_Clock
Clock.SchDoc

U_DDR3-RAM
DDR3-RAM.SchDoc

U_ETHERNET
ETHERNET.SchDoc

U_CPLD
CPLD.SchDoc

U_PWR1
PWR1.SchDoc


U_PWR2
PWR2.SchDoc

Serial
Serial
Serialnumber 6,3 x 6.3mm


FIDU-DOT - smallFIDU-DOT - small



PM1 PM2
FIDU-DOT - smallFIDU-DOT - small




PM3 PM4
FIDU-DOT - smallFIDU-DOT - small




PM5 PM6

Mount.Hole 3.2mm Mount.Hole 3.2mm



Mount.Hole 3.2mmMount.Hole 3.2mm



Top of Board



Screw M3x4



Distance Holder M3x8



Screw M3x6



Screw M3x4



Distance Holder M3x8



Screw M3x6



Screw M3x4



Distance Holder M3x8



Screw M3x6



Screw M3x4




Distance Holder M3x8



Screw M3x6



Title: TE0712		
A4	Number: TE0712 100_2CA	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page1 of 16
Filename: TE0712.SchDoc		




	Title: B13		
	A4	Number: TE0712 100_2CA	Rev. 02
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 3 of 16
	Filename: B13.SchDoc		

1

2

3

4




Title: B14			
A4	Number: TE0712 100_2CA	Rev. 02	
Date: 2015-12-09	Copyright: Trenz Electronic GmbH		Page 4 of 16
Filename: B14.SchDoc			

1


2

3

4



		Title: B15	
		A4	Number: TE0712 100_2CA
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Filename: B15.SchDoc		Page 5 of 16	
		Rev. 02	









Title: B16			
A4	Number: TE0712 100_2CA	Rev. 02	
Date: 2015-12-09	Copyright: Trenz Electronic GmbH		Page 6 of 16
Filename: B16.SchDoc			

1

2

3

4



Title: B34			
A4	Number: TE0712 100_2CA		Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH		Page7 of 16
Filename:		B34.SchDoc	

1

2

3

4

1

2

3



4

A

B

C

D






Title: MGT			
A4	Number: TE0712 100_2CA	Rev. 02	
Date: 2015-12-09	Copyright: Trenz Electronic GmbH		Page 8 of 16
Filename: FPGA-MGT.SchDoc			

1



2

3

4



MT25QL256ABA8E12-1SIT










	Title: CFG	
	A4	Number: TE0712 100_2CA
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Rev. 02
Filename: FPGA-CFG.SchDoc		Page 9 of 16

1

2

3

4




Title: PWR		
A4	Number: TE0712 100_2CA	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page10 of 16
Filename: FPGA-PWR.SchDoc		

1

2

3

4



		Title: Clock	
		A4	Number: TE0712 100_2CA
Date: 2015-12-09	Copyright: Trenz Electronic GmbH		Rev. 02
Filename: Clock.SchDoc		Page 11 of 16	

1

2

3











4

ADDR-CTRL-R

ADDR-CTRL

Termination

DDR3-A0 T	R5	1%	33R	DDR3-A0
DDR3-A1 T	R39	1%	33R	DDR3-A1
DDR3-A2 T	R35	1%	33R	DDR3-A2
DDR3-A3 T	R40	1%	33R	DDR3-A3
DDR3-A4 T	R18	1%	33R	DDR3-A4
DDR3-A5 T	R37	1%	33R	DDR3-A5
DDR3-A6 T	R44	1%	33R	DDR3-A6
DDR3-CAS T	R38	1%	33R	DDR3-CAS
DDR3-A10 T	R30	1%	33R	DDR3-A10
DDR3-A11 T	R16	1%	33R	DDR3-A11
DDR3-A8 T	R10	1%	33R	DDR3-A8
DDR3-A9 T	R43	1%	33R	DDR3-A9
DDR3-A12 T	R11	1%	33R	DDR3-A12
DDR3-A13 T	R15	1%	33R	DDR3-A13
DDR3-A14 T	R28	1%	33R	DDR3-A14
DDR3-BA0 T	R14	1%	33R	DDR3-BA0
DDR3-BA1 T	R36	1%	33R	DDR3-BA1
DDR3-BA2 T	R19	1%	33R	DDR3-BA2
DDR3-RAS T	R41	1%	33R	DDR3-RAS
DDR3-A7 T	R17	1%	33R	DDR3-A7
DDR3-S0 T	R20	1%	33R	DDR3-S0
DDR3-ODT0 T	R42	1%	33R	DDR3-ODT0
DDR3-WE T	R9	1%	33R	DDR3-WE
DDR3-CKE0 T	R31	1%	33R	DDR3-CKE0






Title: DDR3		
A4	Number: TE0712 100_2CA	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: DDR3-RAM.SchDoc		Page12 of 16

1

2

3

4



Title: ETH		
A4	Number: TE0712 100_2CA	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: ETHERNET.SchDoc		Page13 of 16

1

2

3





4

A

B

C

D



Title: CPLD		
A4	Number: TE0712 100_2CA	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 14 of 16
Filename: CPLD.SchDoc		

1

2

3




4

1


2

3


4



VIN TP1 Testpoint 0.8mm
 3.3VIN TP4 Testpoint 0.8mm
 3.3V TP7 Testpoint 0.8mm
 1.8V TP10 Testpoint 0.8mm
 1.5V TP13 Testpoint 0.8mm
 VTTREF TP3 Testpoint 0.8mm



R65 R66 MODE EN63A0QI
 OK X | enable pre-bias start-up
 X OK | disable pre-bias start-up



1V TP2 Testpoint 0.8mm
 1.2V_MGT TP5 Testpoint 0.8mm
 VCCIO13 TP8 Testpoint 0.8mm
 VCCIO15 TP11 Testpoint 0.8mm
 VCCIO16 TP14 Testpoint 0.8mm

GND TP6 Testpoint 0.8mm
 GND TP9 Testpoint 0.8mm
 GND TP12 Testpoint 0.8mm
 GND TP15 Testpoint 0.8mm
 GND TP16 Testpoint 0.8mm


Title: PWR		
A4	Number: TE0712 100_2CA	Rev. 02
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: PWR1.SchDoc		Page15 of 16

1

2

3

4



				Title: PWR	
				A4	Number: TE0712 100_2CA
Date: 2015-12-09		Copyright: Trenz Electronic GmbH			Rev. 02
Filename: PWR2.SchDoc		Page16 of 16			