

Tiny Package, High Efficiency, Step-Up DC/DC Converter

General Description

The RT9266B is a compact, high efficiency, and low voltage step-up DC/DC converter with an Adaptive Current Mode PWM control loop, includes an error amplifier, ramp generator, comparator, switch pass element and driver in which providing a stable and high efficient operation over a wide range of load currents. It operates in stable waveforms without external compensation.

The low start-up input voltage below 1V makes RT9266B suitable for 1 to 4 battery cells applications with a 500mA internal switch. The 550kHz high switching rate minimized the size of external components. Besides, the 25µA low quiescent current together with high efficiency maintains long battery lifetime.

Ordering Information

RT9266B □ □

- Package Type
E : SOT-23-6
- Lead Plating System
P : Pb Free
G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

Features


- 1V Low Start-up Input Voltage at 1mA Load
- 25µA Quiescent (Switch-off) Supply Current
- Zero Shutdown Mode Supply Current
- 90% Efficiency
- 550kHz Switching Frequency at 3.3V V_{DD}
- Providing Flexibility for Using Internal and External Power Switches
- Small SOT-23-6 Package
- RoHS Compliant and 100% Lead (Pb)-Free

Applications

- PDA
- DSC
- LCD Panel
- RF-Tags
- MP3
- Portable Instrument
- Wireless Equipment

Pin Configurations

(TOP VIEW)




SOT-23-6

Functional Pin Description

Pin Name	Pin Function
EN	Chip Enable (Active High)
EXT	Output Pin for Driving External NMOS
GND	Ground
LX	Pin for Switching
VDD	Input Positive Power Pin of RT9266B
FB	Feedback Input Pin Internal Reference Voltage for the Error Amplifier is 1.25V.

Function Block Diagram



Absolute Maximum Ratings







- Supply Voltage ----- -0.3V to 7V
- LX Pin Switch Voltage ----- -0.3V to 6.5V
- Other I/O Pin Voltages ----- -0.3V to (V_{DD} + 0.3V)
- LX Pin Switch Current ----- 2.5A
- EXT Pin Driver Current ----- 200mA
- Package Thermal Resistance
SOT-23-6, θ_{JC} ----- 145°C/W
- Operating Junction Temperature ----- 125°C
- Storage Temperature Range ----- -65°C to +150°C

Electrical Characteristics


(V_{IN} = 1.5V, V_{DD} set to 3.3V, Load Current = 0, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Start-UP Voltage	V _{ST}	I _L = 1mA	--	0.98	1.05	V
Operating VDD Range	V _{DD}	VDD pin voltage	2	--	6.5	V
No Load Current I (V _{IN})	I _{NO LOAD}	V _{IN} = 1.5V, V _{OUT} = 3.3V	--	150	--	μA
Switch-off Current I (V _{DD})	I _{SWITCH OFF}	V _{IN} = 6V	--	25	--	μA
Shutdown Current I (V _{IN})	I _{OFF}	EN Pin = 0V, V _{IN} = 4.5V	--	0.01	1	μA
Feedback Reference Voltage	V _{REF}	Close Loop, V _{DD} = 3.3V	1.225	1.25	1.275	V
Switching Frequency	F _S	V _{DD} = 3.3V	--	550	--	kHz
Maximum Duty	D _{MAX}	V _{DD} = 3.3V	--	95	--	%
LX ON Resistance		V _{DD} = 3.3V	--	0.35	--	Ω
Current Limit Setting	I _{LIMIT}	V _{DD} = 3.3V	--	0.5	--	A
Current Limit Delay Time		V _{DD} = 3.3V	--	300	--	ns
EXT ON Resistance to V _{DD}		V _{DD} = 3.3V	--	5	--	Ω
EXT ON Resistance to GND		V _{DD} = 3.3V	--	5	--	Ω
Line Regulation (refer to V _{FB})	ΔV _{LINE}	V _{IN} = 1.5 ~ 2.5V, I _L = 50mA	--	12	--	mV/V
Load Regulation (refer to V _{FB})	ΔV _{LOAD}	V _{IN} = 2.5V, I _L = 1 ~ 100mA	--	0.25	--	mV/mA
EN Pin Trip Level		V _{DD} = 3.3V	0.4	0.8	1.2	V
Temperature Stability for V _{out}	T _S		--	50	--	ppm/°C
Thermal Shutdown	T _{SD}		--	165	--	°C
Thermal Shutdown Hysteresis	ΔT _{SD}		--	10	--	°C


Typical Operating Characteristics




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple




LX & Output Ripple









LX & Output Ripple




LX & Output Ripple






Load Transient Responses




Time (2.5ms/Div)

Load Transient Responses




Time (2.5ms/Div)

Load Transient Responses




Time (2.5ms/Div)

Load Transient Responses




Time (2.5ms/Div)

Load Transient Responses




Time (2.5ms/Div)

Load Transient Responses



Time (2.5ms/Div)



Application Information

Output Voltage Setting


Referring to application circuits, the output voltage of the switching regulator (V_{OUT}) can be set with Equation (1).

$$V_{OUT1} = \left(1 + \frac{R1}{R2}\right) \times 1.25V \quad (1)$$

Feedback Loop Design

Referring to application circuits, The selection of R1 and R2 based on the trade-off between quiescent current consumption and interference immunity is stated below:

- Follow Equation (1).
- Higher R reduces the quiescent current (Path current = $1.25V/R2$), however resistors beyond $5M\Omega$ are not recommended.
- Lower R gives better noise immunity, and is less sensitive to interference, layout parasitics, FB node leakage, and improper probing to FB pins.



- A proper value of feed forward capacitor parallel with R1 can improve the noise immunity of the feedback loops, especially in an improper layout. An empirical suggestion is around $0\sim 33pF$ for feedback resistors of $M\Omega$, and $10nF\sim 0.1\mu F$ for feedback resistors of tens to hundreds $k\Omega$.


For applications without standby or suspend modes, lower values of R1 and R2 are preferred. For applications concerning the current consumption in standby or suspend modes, the higher values of R1 and R2 are needed. Such “high impedance feedback loops” are sensitive to any interference, which require careful layout and avoid any interference, e.g. probing to FB pin.

Layout Guide


- A full GND plane without gap break.
- V_{DD} to GND noise bypass – Short and wide connection for the 1mF MLCC capacitor between Pin5 and Pin3.
- V_{IN} to GND noise bypass – Add a capacitor close to L1 inductor, when V_{IN} is not an idea voltage source.
- Minimized FB node copper area and keep far away from noise sources.
- Minimized parasitic capacitance connecting to LX and EXT nodes, which may cause additional switching loss.

Board Layout Example (2-Layer Board)

(Refer to Application Circuit Figure 2 for the board)




- Top Layer -



- Bottom Layer -

Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.889	1.295	0.031	0.051
A1	0.000	0.152	0.000	0.006
B	1.397	1.803	0.055	0.071
b	0.250	0.560	0.010	0.022
C	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.838	1.041	0.033	0.041
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-6 Surface Mount Package

Richtek Technology Corporation

Headquarter
 5F, No. 20, Taiyuen Street, Chupei City
 Hsinchu, Taiwan, R.O.C.
 Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing)
 5F, No. 95, Minchiuan Road, Hsintien City
 Taipei County, Taiwan, R.O.C.
 Tel: (8862)86672399 Fax: (8862)86672377
 Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.