

U\_FPGA\_IO  
FPGA\_IO.SchDoc



U\_FPGA\_MGT  
FPGA\_MGT.SchDoc




U\_FPGA\_MISC  
FPGA\_MISC.SchDoc



U\_B2B\_Connector  
B2B\_Connector.SchDoc



U\_POWER  
POWER.SchDoc




LOGO1




LOGO PRINT

FIDU-DOT - small FIDU-DOT - small



PM1 PM2  
FIDU-DOT - small FIDU-DOT - small



PM4 PM5  
FIDU-DOT - small FIDU-DOT - small



PM6 PM3

Top of Board







Screw M3x4



Distance Holder M3x8



Screw M3x6



Screw M3x4



Distance Holder M3x8



Screw M3x6



Title: <b>TE0714</b>		
A4	Number: <b>1</b> <b>TE0714-01-35-21</b>	Rev. <b>01</b>
Date: <b>2016-03-29</b>	Copyright: <b>Trenz Electronic GmbH / TT</b>	Page <b>1</b> of <b>6</b>
Filename: <b>TE0714.SchDoc</b>		

A

B

C



D

A


B


C


D




Title: TE0714		
A4	Number: 2 TE0714-01-35-21	Rev. 01
Date: 2016-03-29	Copyright: Trenz Electronic GmbH / TT	Page2 of 6
Filename: B2B_Connector.SchDoc		




			Title: TE0714	
			A4	Number: 3 TE0714-01-35-21
Date: 2016-03-29		Copyright: Trenz Electronic GmbH		Page3 of 6
Filename: POWER.SchDoc				



XC7A35T-2CSG325I



1




XC7A35T-2CSG325I




Title: TE0714	
A4	Number: 4
TE0714-01-35-2I	
Date: 2016-03-29	Copyright: Trenz Electronic GmbH / TT
Page 4	of 6
Filename: FPGA_IO.SchDoc	

3






XC7A35T-2CSG325I

4



OSC FREQ is Assembly OPTION = 125MHZ



Title: TE0714		
A4	Number: 5 TE0714-01-35-21	Rev. 01
Date: 2016-03-29	Copyright: Trenz Electronic GmbH / TT	Page5 of 6
Filename: FPGA_MGT.SchDoc		

A

B

C

D







A

B

C

D

BOOT\_MODE  
0 - SLAVE\_SELECTMAP  
1 (FLOATING) - MASTER\_SPI



**trenz electronic**

Title: TE0714		
A4	Number: 6 TE0714-01-35-21	Rev. 01
Date: 2016-03-29	Copyright: Trenz Electronic GmbH / TT	Page 6 of 6
Filename: FPGA_MISC.SchDoc		