EPSON
EXCEED YOUR VISION

Application Manual

Programmable Crystal Oscillator
SG-8506CA

SEIKO EPSON CORPORATION

NOTICE

EPSON

Table of Contents

1. Overview

Programmable crystal oscillator: SG-8506CA is a low jitter programmable XO at any frequency. Its output frequency is programmable from 50 MHz to 800 MHz with almost 2 ppb resolution.

SG-8506CA consists of XO, PLL and LVPECL output buffer.

XO supplies stable reference clock to PLL with fundamental tone crystal.

PLL consists of a low jitter fractional-N PLL technology. The components for loop filter are embedded into IC, so no external filter component is needed.

- Programmable clock output frequency from 50 MHz to 800 MHz
- Frequency setting resolution is around 2 ppb
- Low jitter and high reliability clock source from the fundamental tone internal crystal
- Low jitter and low noise PLL
- One factory preset power-up default frequency
- Programmable one preset power-up default frequency (Only the blank Sample can be programmed one time with SG-Writer II)
- Factory preset device options
    - OE polarity
    - Output standby type: Hi-Z or OUT = "L", OUTN = "H"
    - I^2C interface slave address
- Embedded resistors and capacitors for oscillator and loop filter for PLL
- I^2C interface
- LVPECL output
- 8-pin ceramic 5 x 7 mm package
- 2.5 V or 3.3 V supply voltage modes
- -40 ℃ ~ +85 ℃ ambient operating temperature
- Pb-free / RoHS-compliant

[Evaluation Kit]

The evaluation kit of SG-8506CA is available. Please ask us for more information.

EPSON

2. Part Number

● Standard (Factory preset start-up frequency product)

SG-8506CA 122MHz 0x37 A P R L Z

Model Name

Frequency 0

I2C slave address

Internal Crystal Frequency
A: 114.144 MHz

OE function
P: Active high
Q: Active low

Output Standby Type
F: Low (OUT = L, OUTN = H)
Z: Hi-Z

Frequency tolerance, Operating temperature
L: ±50 ppm, –40 °C ~ + 85 °C

Supply voltage, Output format
R: 2.5 V ~ 3.3 V, LVPECL

● Blank (one-time programmable start-up frequency product)

SG-8506CA Blank Sample

Model Name   **Blank**

EPSON

3. Block Diagram

* If OE pin is configured as active low, OE pin is pulled down to GND with internal pull down resistor.

Figure 3.1.   SG-8506CA Block Diagram

4. Pin Assignments

4.1. **Pin Assignments**

SDA

	7	
NC	1	6	V_{CC}
OE	2	5	OUTN
GND	3	4	OUT
	8	

SCL

(Top View)

4.2. **Pin Descriptions**

Table 4.1   Pin Descriptions

No.	Pin Name	Type		Function
1	NC	-	-	No Connect Connect to GND/V_{CC} or open
2	OE	Input	Pull-up/	Output Enable (Active High) | OE Input	OUT, OUTN pin status
----------	----------------------
"H" or Open	Outputs are enabled.
"L"	High-impedance state or OUT = "L", OUTN = "H"	 Output Enable (Active Low) 	OE Input	OUT, OUTN pin status
----------	----------------------
"H"	High-impedance state or OUT = "L", OUTN = "H"
"L" or Open	Outputs are enabled.	
			Pull-down	
3	GND	Power	-	Negative Power Supply
4	OUT	Output	-	Differential clock output. LVPECL interface levels.
5	OUTN	Output	-	
6	V_{CC}	Power	-	Positive Power Supply
7	SDA[*1]	Input/Output	-	I^2C Data Input/Output Input: LVCMOS interface levels, Output: Open drain
8	SCL[*1]	Input	-	I^2C Clock Input
Note: "Pull-up" or "Pull-down" refers to SG-8506CA internal input resistors. *Note 1: External pull-up resistor to V_{CC} is necessary.				

5. Electrical Characteristics

5.1. **Absolute Maximum Ratings**

Item	Symbol	Condition	Min.	Typ.	Max.	Units
Supply voltage, V_{CC}	V_{CC}	GND = 0 V	-0.3	-	4.0	V
Pull-up voltage	V_{PU}	SDA, SCL	-0.3	-	4.0	V
Input voltage 1	V_{in1}	GND = 0 V, Input pins except to SDA and SCL	GND - 0.3	-	V_{CC} + 0.3	V
Input voltage 2	V_{in2}	GND = 0 V, SDA, SCL	GND - 0.3	-	4.0	V
Storage temperature	Tstg	Store as bare product	-55	-	+125	℃
ESD sensitivity	ESD	HBM	2000	-	-	V
		MM	200	-	-	

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those listed in the "DC characteristics" or "AC characteristics" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

5.2. **DC Characteristics**

Table 5.1.   **Power Supply, Operating Temperature**

GND = 0 V, Ta = -40 ~ +85 ℃

Item	Symbol	Conditions	Min.	Typ.	Max.	Units
Positive supply voltage	V_{CC}	-	2.375	2.5/3.3	3.630	V
Positive supply current[1] Output enable mode	I_{CC}	OE = Enable, Outputs terminated with 50 Ω to V_{CC} – 2.0 V	-	-	90	mA
Positive supply current[1] Output disable mode	$I_{\_dis}$	OE = Disable, Output standby type: Hi-Z	-	-	40	mA
		OE = Disable, Output standby type: Fix (OUT = "L", OUTN = "H")	-	-	70	mA
Operating temperature	Ta	-	-40	-	+85	℃

Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.

EPSON

Table 5.2.   Logic I/O

V_{CC} = 2.5 V - 5% ~ 3.3 V + 10%, GND = 0 V, Ta = -40 ~ +85 ℃

| Item	Symbol	Conditions	Min.	Typ.	Max.	Units
Pull-up voltage	V_{PU}	SDA, SCL	V_{CC} x 0.7	-	3.630	V
High level input voltage 1	V_{IH1}	OE	V_{CC} x 0.7	-	V_{CC} + 0.3	V
High level input voltage 2	V_{IH2}	SDA, SCL, Pull Up Voltage = V_{PU}	V_{CC} x 0.7	-	3.630	V
Low level input voltage	V_{IL}	SDA, SCL, OE	-0.3	-	V_{CC} x 0.3	V
High level input current 1	I_{IH1}	SDA, SCL, OE (Active High)	-	-	2	µA
High level input current 2	I_{IH2}	OE (Active Low)	-	-	170	µA
Low level input current 1	I_{IL1}	SDA, SCL	-2	-	-	µA
Low level input current 2	I_{IL2}	OE (Active High)	-70	-	-	µA
Low level output voltage	V_{OL}	SDA, at 3 mA sink current	0	-	0.4	V
Low level output current	I_{OL}	SDA, V_{OL} = 0.4 V	3	-	-	mA
Pull-up resistor	R_{UP}	OE (Active High)	-	85	-	kΩ
	R_{DOWN}	OE (Active Low)	-	35	-	
Input Capacitance[1]	C_{IN}	OE, SDA, SCL	-	5	-	pF
Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.						

EPSON

5.3. **AC Characteristics**

Table 5.3. Output Frequency Characteristics

V_{CC} = 2.5 V - 5% ~ 3.3 V + 10%, GND = 0 V, Ta = -40 ~ +85 ℃

Item	Symbol	Conditions			Min.	Typ.	Max.	Units
Output frequency	f_O	OUT, OUTN			50	-	800	MHz
Internal crystal frequency	f_{XTAL}	-			-	114.144	-	MHz
Frequency reprogramming resolution	M_{RES}	-			2.2	-	2.8	ppb
Frequency tolerance[1]	f_tol	This parameter includes initial frequency tolerance, temperature, supply voltage variation and 10 years aging[2] at 25 ℃.			-50	-	+50	10^{-6}
Delta frequency for continuous output[1]	-	From Center Frequency that is defined by setting NEW_FREQ bit			-500	-	+500	10^{-6}
Setting time for large frequency change[1]	t_{SET1}	From setting NEW_FREQ bit to output new frequency			-	-	1.5	ms
Setting time for small frequency change[1]	t_{SET2}	< ±500 ppm from center frequency that is defined by setting NEW_FREQ bit			-	-	100	µs
SSB phase noise[1]	F_{CN}	f_O = 622.08 MHz, from carrier						
		V_{CC} = 3.3 V[3]		100 Hz	-	-76.5	-	dBc/Hz
				1 kHz	-	-103.1	-	
				10 kHz	-	-119.4	-	
				100 kHz	-	-121.3	-	
				1 MHz	-	-129.1	-	
				10 MHz	-	-146.8	-	
		V_{CC} = 2.5 V[4]		100 Hz	-	-75.5	-	
				1 kHz	-	-101.1	-	
				10 kHz	-	-118.9	-	
				100 kHz	-	-121.3	-	
				1 MHz	-	-129.0	-	
				10 MHz	-	-146.7	-	
RMS phase jitter[1],[4]	t_{PJ}	f_O = 622.08 MHz, Integration range: 12 kHz – 20 MHz (OC-48)						
		V_{CC} = 3.3 V[3]			-	0.3	-	ps
		V_{CC} = 2.5 V[4]			-	0.3	-	ps
		f_O = 622.08 MHz, Integration range: 20 kHz – 50 MHz						
		V_{CC} = 3.3 V[3]			-	0.3	-	ps
		V_{CC} = 2.5 V[4]			-	0.3	-	ps
		f_O = 622.08 MHz, Integration range: 50 kHz – 80 MHz (OC-192)						
		V_{CC} = 3.3 V[3]			-	0.3	-	ps
		V_{CC} = 2.5 V[4]			-	0.3	-	ps

Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.
Note 2: The aging in the frequency tolerance is from environmental tests results to the expectation of the amount of the frequency variation. This doesn't guarantee the product life cycle.
Note 3: f_{XTAL} = 114.144 MHz, Ta = +25 ℃, V_{CC} = 3.3 V.
Note 4: f_{XTAL} = 114.144 MHz, Ta = +25 ℃, V_{CC} = 2.5 V.
Note 5: The output clock may contain spurious that depends on the settings of fo, f_{XTAL}, PLL and output divider. The RMS jitter may be worse, if the spurious is in integration range of RMS jitter. For more information, please contact us.

SDA —⟨ ⟩— ACK ••• cont.

9th clock

SCL ••• cont.

t_{SET1}

Output
Frequency (f_O)   previous frequency   OUT, OUTN is Hi-Z or fixed   new frequency

SDA —⟨ ⟩— ACK ••• cont.

9th clock

SCL ••• cont.

t_{SET2}

Output
Frequency (f_O)   previous frequency   new frequency

Frequency Change Time

Phase Noise Test Circuit

Table 5.4.   Serial Interface

$$V_{CC} = 2.5 \text{ V} - 5\% \sim 3.3 \text{ V} + 10\%, \text{ GND} = 0 \text{ V, Ta} = -40 \sim +85 \text{ °C}$$

Item	Symbol	Conditions	Min.	Typ.	Max.	Units
SCL clock frequency	f_{SCL}	-	-	-	400	kHz
Hold time (repeated) START condition, After this period, the first clock pulse is generated.	$t_{HD;STA}$	-	0.6	-	-	µs
Low period of the SCL clock	t_{LOW}	-	1.3	-	-	µs
High period of the SCL clock	t_{HIGH}	-	0.6	-	-	µs
Set up time for a repeated START condition	$t_{SU;STA}$	-	0.6	-	-	µs
Input data hold time	$t_{HD;DAT}$	-	0	-	-	µs
Output data set-up time	$t_{SU;DAT}$	-	100	-	-	ns
Rise time of both SDA and SCL signals[1]	t_r	-	-	-	300	ns
Fall time of both SDA and SCL signals	t_f	-	-	-	300	ns
Set up time for STOP condition	$t_{SU;STO}$	-	0.6	-	-	µs
Bus free time between a STOP and START condition	t_{BUF}	-	1.3	-	-	µs
Data valid time	$t_{VD:DAT}$	-	-	-	0.9	µs
Data valid acknowledge time	$t_{VD;ACK}$	-	-	-	0.9	µs
Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.						

Serial Interface

5.4. **LVPECL**

Table 5.5. LVPECL

V_{CC} = 2.5 V - 5% ~ 3.3 V + 10%, GND = 0 V, Ta = -40 ~ +85 ℃

Item	Symbol	Conditions	Min.	Typ.	Max	Units
Output load condition	L_PECL	Outputs terminated with 50 Ω to V_{CC} − 2.0 V				-
Rise time[*1]	t_R	-	-	-	400	ps
Fall time[*1]	t_F	-	-	-	400	ps
Symmetry[*1] (duty cycle)	SYM	-	45	50	55	%
High level output voltage	V_{OH}	-	$V_{CC} - 1.025$	$V_{CC} - 0.95$	-	V
Low level output voltage	V_{OL}	-	-	$V_{CC} - 1.7$	$V_{CC} - 1.62$	V
OE disable delay time[*1]	t_{PXZ}	-	-	-	100	ns
OE enable delay time[*1]	t_{pZX}	-	-	-	10	µs
Note: OUT and OUTN are not used as single end. Note 1: Guaranteed by design, characterization, and/or simulation only and not production tested.						

$SYM = t_W / t_{OUT}$

Output Rise/Fall Time, Symmetry (duty cycle)

Output AC Test Circuit

a) Output standby type: Hi-Z

b) Output standby type: Fix

OE function (Active High)

Output standby type: Hi-Z

Output standby type: Hi-Z

OE function (Active Low)

EPSON

5.5. **Startup**

Table 5.6. Startup

V_{CC} = 2.5 V - 5% ~ 3.3 V + 10%, GND = 0 V, Ta = -40 ~ +85 °C

Item	Symbol	Conditions	Min.	Typ.	Max	Units
V_{CC} ramp rate[*1]	R_{VCC}	V_{CC} from 0 V to $V_{CC\ MIN}$.	5×10^{-6}	-	3	s
Startup time[*2]	t_str	-	-	-	5	ms
I^2C I/F enable time[*2]	t_{I2CEN}	-	-	-	5	ms
Note 1: V_{CC} ramp must be monotonic. Note 2: Guaranteed by design, characterization, and/or simulation only and not production tested.						

a) Output standby type: Hi-Z

b) Output standby type: Fix

Start-Up Time

EPSON

6. Functions

## 6.1. Overview

The SG-8506CA has a XO, PLL and output buffer unit. The XO unit is composed of a fundamental mode crystal that generates stable reference clock for PLL. The output frequency is determined by the feedback divider and the output divider. The feedback divider can offer not only integer setting that achieves lower jitter, but also fractional setting that provides frequency in ppb resolution.

The device's default output frequency can be set at the factory and can be reprogrammed via I^{2}C bus. Once the device is powered down, it will return to its factory-set default setting.

6.2. Setting of the Output Frequency

6.2.1. Calculation of the Frequency Setting

The output frequency (f_O) is determined by the VCO frequency (f_{VCO}) and the output divider (ODIV). This is shown:

$$f_O = \frac{f_{VCO}}{ODIV}$$

(1)

The VCO frequency must be from 2.55 GHz to 3.20 GHz. Base on the relation between this limit and the formula (1), ODIV is calculated from the f_O as shown in Table 6.1.

The VCO frequency is determined by the reference frequency (f_{REF}) from the XO and the feedback divider (N). The feedback divider (N) consists of both a 6-bit integer portion (N_{INT}) and a 24-bit fractional portion (N_{FRAC}) and provides the means for high-resolution frequency generation. The VCO frequency is calculated by:

$$f_{VCO} = f_{REF} \times N$$
$$= f_{REF} \times \left(N_{INT} + \frac{N_{FRAC}}{2^{24}} \right)$$

(2)

Table 6.1. f_O and ODIV

f_O [MHz]	ODIV	ODIV.ODIV register setting
50 ~ 57	56	0xF
53 ~ 67	48	0xE
64 ~ 80	40	0xD
80 ~ 100	32	0xC
91 ~ 114	28	0xB
106 ~ 133	24	0xA
128 ~ 160	20	0x9
159 ~ 200	16	0x8
182 ~ 229	14	0x7
213 ~ 267	12	0x6
255 ~ 320	10	0x5
319 ~ 400	8	0x4
364 ~ 457	7	0x3
425 ~ 533	6	0x2
510 ~ 640	5	0x1
638 ~ 800	4	0x0

The output frequency (f_O) is shown:

$$f_O = \frac{f_{VCO}}{ODIV}$$
$$= f_{REF} \frac{\left(N_{INT} + \frac{N_{FRAC}}{2^{24}}\right)}{ODIV}$$

(3)

For example if the reference frequency (f_{REF}) is 114.1444444 MHz and the output frequency is 120.0 MHz, ODIV is fixed to "24" from the Table 6.1. The setting of N, N_{INT}, N_{FRAC} is calculated:

$$N = N_{INT} + \frac{N_{FRAC}}{2^{24}} = \frac{f_{OUT} \times ODIV}{f_{REF}} = \frac{120.0 \times 10^6 \times 24}{114.1444444 \times 10^6} = 25.231188535690308$$

(4)

$$N_{INT} = floor(N) = floor(25.231188535690308) = 25$$

(5)

$$N_{FRAC} = (N - N_{int}) \times 2^{24} = (25.231188535690308 - 25) \times 2^{24}$$
$$= 0.231188535690308 \times 2^{24}$$
$$\cong 3878700 = 0x3B2F2C$$

(6)

Depending on the fo, the ODIV may become two values.

For example if the fo is 380 MHz, ODIV can be 7 or 8. Even if either of the ODIV values is selected, the same fo can be gained by setting NINT and NFRAC but phase noise included in the output signal become different. Please evaluate the performances fully in your actual usage environment and select the ODIV.

N_{FRAC} is a 24-bit value. By setting 6 bit of N_{INT} and 20 bit of N_{INT} frequency resolution is 10 ppb order. The lower 4 bit of the rest of the N_{FRAC} corresponds to the setting of the frequency in 1ppb order. By setting these values, the output frequency is changed very small, but the spurious of the output signal may change significantly. Please evaluate the performances fully in your actual usage environment and fix the lower 4 bit of the N_{FRAC}.

6.2.2. Reconfiguring Frequency Setting

The SG-8506CA has a "user register" and a "PLL register". The user register stores ODIV, NINT and NFRAC. It can be reprogrammed at any time when I^{2}C bus is available. The PLL register is connected directly to the PLL. When the device is powered on, the default value programmed in the non-volatile memory is automatically fetched to the user register, and the PLL register is updated with it.

The PLL register is also updated with the user register, by writing PLL_CTRL.NEW_FREQ or PLL_CTRL.SML_CHG register. This flow is shown in Figure 6.1.

(a) Reconfiguring the output clock for any change in frequency

(b) Reconfiguring the output clock for a small change in frequency

Figure 6.1.   Reconfiguring Frequency Setting

First, ODIV, NINT, and NFRAC in the user register need to be changed. For details of the user register please refer to the chapter 6.

Next by writing 1 in the PLL_CTRL.NEW_FREQ register or PLL_CTRL.SML_CHG register, frequency setting can be forwarded from the user register to the PLL register. As a result, output signal of frequency (f_O) is updated. Difference between the PLL_NEW_FREQ register and the PLL_SML_CHG is shown in Table 6.2

Table 6.2. Updating the frequency setting

No	Register	PLL calibration	Output signal	Frequency pull range
1	PLL_CTRL.NEW_FREQ	Y	Momentarily stopped and start over after PLL is optimized	50 MHz to 800 MHz
2	PLL_CTRL.SML_CHG	N	Continuous output	Within the ±500 ppm window

As 1 is written in the PLL_CTRL.NEW_FREQ register, the output clock is momentarily stops and PLL is calibrated to new output frequency. After the calibration, output clock starts at any arbitrary point during a clock cycle. This method has no limitation in frequency change range and provides lower jitter. This also establishes a new center frequency. Circuitry receiving a clock from the SG-8506CA that is sensitive to glitches or runt pulses may have to be reset once this process is complete.

For output clock frequency changes less than ±500 ppm from the center frequency configuration, PLL_CTRL.SML_CHG register is available. By writing this register as 1, NINT and NFRAC in the user register are transferred to PLL register and the output frequency is updated without interruption to the output clock. Since the PLL is not calibrated, jitter might be increased. It is not guaranteed that the output frequency is in the frequency range defined by the old and new output frequency.

Figure 6.2.   VCO frequency range

6.3. I^{2}C interface

6.3.1. **Connection of I^{2}C Bus**

The SG-8506CA can be used as a slave device of I^{2}C bus. The I^{2}C bus is composed of serial data line (SDA) and serial clock (SCL). The lines need to be both pulled up by external resistors. Electric level of the pull up resistor need to be above the Vcc so these are recommended to be pulled up to the Vcc. Also slave address of the slave devices on the I^{2}C bus must be unique.

Figure 6.3.   Connection of I^{2}C bus

6.3.2. **I²C Bus Protocols Supported by the SG-8506CA**

I2C bus protocols that can be supported by the SG-8506CA are shown in the below Table 6.3.

Table 6.3.   I²C bus protocols supported by the SG-8506CA

Feature	SG-8506CA
START condition	✓
STOP condition	✓
Acknowledge	✓
Clock stretching	n/a
7-bit slave address	✓
10-bit slave address	n/a
General Call address	n/a
Software Reset	n/a
Device ID	n/a

n/a = not applicable

6.3.3. **START Condition and STOP Condition**

Data communication on the I²C bus starts by START condition (S). The START condition means that SDA changes from "H" to "L" when SCL is at "H". When the START condition occurs, I²C bus becomes busy.

Data communication on the I²C bus can be terminated by STOP condition (P). The STOP condition means that SDA changes from "L" to "H" when SCL is at "H". When the STOP condition occurs, I²C bus becomes free.

When I²C bus is busy, instead of STOP condition START condition can be generated, which is called repeated START condition (Sr). The I²C bus maintains busy status. If the START or repeated START condition is received, I²C interface circuit of the SG-8506CA is always reset, even if these START conditions are not positioned according to the proper format.

Figure 6.4.   START and STOP condition

6.3.4. **Byte Format and ACK/NACK**

Data transmission and reception on I^{2}C is done in a unit of 8 bit = 1 byte. Each byte is followed by acknowledge bit. Data is transmitted by MSB first. Including acknowledge bit all SCL pulses are generated by Master.

The Acknowledge signal (ACK: A) is defined as follows: the transmitter (master transmitter or slave transmitter) releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line "L" and it remains stable "L" during the "H" period of this clock pulse. When SDA remains "H" during this ninth clock pulse, this is defined as the Not Acknowledge signal (NACK: $\overline{\text{A}}$).

6.3.5. **Read/Write to Register**

Procedure of Read/Write to register is shown in the below Figure 6.5. The SG-8506CA can Read/Write single or multi byte data. The SG-8506CA slave address is able to be specified by the customer. It will be programmed to non-volatile memory at our factory.

Figure 6.5.   Read/Write from/to register by I^{2}C bus

EPSON

7. Registers

7.1. **List of registers**

| Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x00	P_CODE0	0x46 (Ascii 'F', Read Only)							
0x01	P_CODE1	0x06 (Read Only)							
0x02	REV	0x01 (Read Only)							
0x03	ID_CODE0	0x01 (Read Only)							
0x04	ID_CODE1	-	ID (Read Only)						
0x10	ODIV	-	-	-	-	ODIV			
0x11	NINT	-	-	NINT					
0x12	NFRAC_H	NFRAC_H							
0x13	NFRAC_M	NFRAC_M							
0x14	NFRAC_L	NFRAC_L							
0x15	PLL_CTRL0	OE_REG	-	-	-	-	NEW_FREQ	SML_CHG	NVM_RESTORE
0x50	PLL_CTRL1	OE_REG	-	-	-	-	NEW_FREQ	SML_CHG	NVM_RESTORE

Note: Please do not write values in the addresses that are not mentioned in this list. Please write 0 in the bit that is not defined.

7.2. **Product Code 0 Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x00	P_CODE0	P_CODE							
Type		R/O							
Default		0	1	0	0	0	1	1	0

Bit	Name	Function
7:0	P_CODE	**Product code (0x46)** Ascii Code 'F'

7.3. **Product Code 1 Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x01	P_CODE1	P_CODE							
Type		R/O							
Default		0	0	0	0	0	1	1	0

Bit	Name	Function
7:0	P_CODE	**Product code (0x41)** 0x06

EPSON

7.4. **Revision Code Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x02	REV	REV							
Type		R/O							
Default		0	0	0	0	0	0	0	1

Bit	Name	Function
7:0	REV	**Revision code** 0x01

7.5. **ID Code 0 Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x03	ID_CODE0	ID							
Type		R/O							
Default		0	0	0	0	0	0	0	1

Bit	Name	Function
7:0	ID	**ID code** 0x01

7.6. **ID Code 1 Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x04	ID_CODE1	-	ID						
Type		-	R/O						
Default		-	Depend on the product						

Bit	Name	Function
7	Reserved	Always read as 0.
6:0	ID	**ID code**

7.7. **ODIV Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x10	ODIV	-	-	-	-	ODIV			
Type		-	-	-	-	R/W			
Default		-	-	-	-	NVM			

Bit	Name	Function
7:4	Reserved	Please write 0 at all the times.
3:0	ODIV	**Division ratio of output divider** <table><tr><td>0x0: 4</td><td>0x4: 8</td><td>0x8: 16</td><td>0xC: 32</td></tr><tr><td>0x1: 5</td><td>0x5: 10</td><td>0x9: 20</td><td>0xD: 40</td></tr><tr><td>0x2: 6</td><td>0x6: 12</td><td>0xA: 24</td><td>0xE: 48</td></tr><tr><td>0x3: 7</td><td>0x7: 14</td><td>0xB: 28</td><td>0xF: 56</td></tr></table>

7.8. **NINT Register**

Address	Register name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x11	NINT	-	-	NINT					
Type		-	-	R/W					
Default		-	-	NVM					

Bit	Name	Function
7:6	Reserved	Please write 0 at all the times.
5:0	NINT	**Integer portion of the feedback divider (N_{INT})** <table><tr><td colspan="2">Setting</td><td>Description</td></tr><tr><td>0x00 ~ 0x11,</td><td>0d ~ 17d</td><td>This setting shall not be configured</td></tr><tr><td>0x12</td><td>18d</td><td>N_{INT} = 18</td></tr><tr><td>...</td><td>...</td><td>...</td></tr><tr><td>0x20</td><td>32d</td><td>N_{INT} = 32</td></tr><tr><td>0x21 ~ 0x3F</td><td>33d ~ 63d</td><td>This setting shall not be configured</td></tr></table>

EPSON

7.9. **NFRAC Register**

Address	Register Name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x12	NFRAC_H	NFRAC[23:16]							
0x13	NFRAC_M	NFRAC[15:8]							
0x14	NFRAC_L	NFRAC[7:0]							
Type		R/W							
Default		NVM							

| Bit	Name	Function
7:0	NFRAC[23:16] NFRAC[15:8] NFRAC[7:0]	**Fractional portion of the feedback divider (N_{FRAC})** E.g. Setting in case N_{FRAC} is 0x123456 NFRAC_H = 0x12 NFRAC_M = 0x34 NFRAC_L = 0x56

EPSON

7.10. **PLL Control Register**

Address	Register Name	Bit							
		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x15 0x50	PLL_CTRL0 PLL_CTRL1	OE_REG	-	-	-	-	NEW_FREQ	SML_CHG	NVM_RESTORE
Type		R/W	-	-	-	-	R/W	R/W	R/W
Default		0	-	-	-	-	0	0	0

PLL_CTRL0 and PLL_CTRL1 is an address shared register.

| Bit	Name	Function
7	OE_REG	**Output enable register function** LVPECL output buffer is enable when OE pin or this register is set as 1/High as shown below table. LVPECL output buffer |		OE pin (Active High) status		OE pin (Active Low) status	| |---|---|---|---|---|---| |		H or Open	L	H	L or Open | | OE_REG value | 1 | Enable | Enable | Enable | Enable | | | 0 | Enable | Disable | Disable | Enable |
6:3	Reserved	Please write 0 at all the times.
2	NEW_FREQ	**New frequency applied** By writing 1, frequency setting configured in user register is forwarded to PLL register and output frequency is updated accordingly. This bit is automatically cleared once change of the output frequency and PLL calibration is completed. Note: Please refer to the item 6.2.2 for details of frequency change by this bit.
1	SML_CHG	**New frequency applied (small change in frequency)** By writing 1, frequency setting configured in user register is forwarded to PLL register and output frequency is updated accordingly. This bit is automatically cleared once change of the output frequency is done. Note: Please refer to the item 6.2.2 for details of frequency change by this bit.
0	NVM_RESTORE	**Restore user register from NVM** By writing 1, default value of user register is restored from non-volatile memory (NVM). This bit is automatically cleared once the register restore is done. Note: PLL register is not updated only by writing to this bit. In order to initialize the user register and the PLL register (= output frequency) at the same time, please write 0x05 to PLL_CTRL register (NEW_FREQ bit and NVM_RESTORE bit is written as 1).

EPSON

8. Dimensions

No	Pin Name
#1	NC
#2	OE
#3	GND
#4	OUT
#5	OUTN
#6	Vcc
#7	SDA
#8	SCL

EPSON

9. Device Marking

● Standard (Factory preset start-up frequency product)

```
          #6        #5        #4

Logo mark ┌──────────────────────┐  I2C Address
          │  E 644F0X37          │
    #7    │                      │ #8  Frequency code
          │  o  6EH****          │
1 Pin mark│                      │
          └──────────────────────┘  Lot Number
Product Name                        
          #1        #2        #3
```

First decimal place of frequency	0	1	2	3	4	5	6	7	8	9
Mark	A	B	C	D	E	F	H	J	L	N

● Blank Sample (SG-Writer II programmable start-up frequency product)

```
          II6       II5       II4

Logo mark ┌──────────────────────┐  Product Name
          │  E   SG8506          │
    #7    │                      │ #8
          │  o  6EA****          │
Product Name                        Lot Number
          └──────────────────────┘
          #1        #2        #3
```

The above marking layout shows only marking contents and their approximate position, not actual font, size and exact position.

10. Soldering Pattern

Example of patterning design indicated as follows. In an actual design, please consider mounting density, the reliability of soldering, etc. and check whether performance is optimal.

EPSON

11. Application Note

1. This device contains a crystal resonator, so please do not expose to excessive shock or vibration. The internal crystal resonator might be damaged in case that too much shock or vibration is produced mechanically. Be sure to check your machine condition in advance.

2. This device is made with C-MOS IC. Please take necessary precautions to prevent damage due to electrostatic discharge.

3. We recommend to use and store under room temperature and normal humidity to secure frequency accuracy and prevent moisture.

4. We will announce the discontinuance and switch to our successor before six months or more.

5. Recommendation reflow times are less than 3 times.

   When there was a soldering error, please do alteration with a soldering iron. In this case, the iron ahead is equal to or less than +350 ºC and asks within 5 s.

   In case that this device is reflow soldered on the back side of your circuit board, please carefully verify the device is properly secured to prevent coming detached from card.

<p align="center">Soldering method</p>

| Soldering method	Good or No good
Reflow soldering (top side)	Good
Reflow soldering (back side)	Please carefully verify the device is properly secured to prevent coming detached from card.
Solder pot (static solder pot/flow solder pot)	No good
Iron soldering	Good

6. Ultrasonic cleaning can be used on this product, however, since the oscillator might be damaged under some conditions, please exercise caution in advance.

7. Protection against periodically mechanical vibration

   While there is any given shock or mechanical vibration periodically to crystal products, such as, a cooling fan, a piezo sounder, a piezo buzzer, and a speaker to crystal products, output frequency and amplitude can be changed. Especially the quality of telecommunication equipment could be affected by this phenomenon. Although Epson's crystal products are designed to minimize the effect of mechanical vibration, we recommend checking them in advance.

8. The metal part of the surface (metal cap) is connected to GND #3 pin. Please take necessary precautions to prevent short circuit to GND by contact with the metal cap.

9. Side leads as shown below are connected to IC internally. Therefore be careful for short or a fall of insulation resistance.

Do not use.
Should be protected against short circuit.

10. V_{CC} and GND pattern shall be as large as possible so that high frequency impedance shall be small.

11. Seiko Epson doesn't recommend to power on from intermediate electric voltage or extreme fast power on. Those powering conditions may cause no oscillation or abnormal oscillation.

12. Please design the output lines by characteristic impedance 50 Ω and try to make the output lines as short as possible. A long output line may cause irregular output. Other high level signal lines may cause incorrect operation, so please do not place high-level signal line close to this device.

13. If OE (Active High), SDA or SCL pin is not used, please connect them to V_{CC}. In order to suppress surge, resister may be used for OE pin.

14. If output pin is connected to the ground when supply voltage is applied to product, the internal elements can be destroyed. So please use the products that always have connection with load resistance.

15. As with any high speed analog circuitry, the power supply pins for SG-8506CA are vulnerable to noise. In order to achieve optimum jitter performance, the 0.1 µF and 10 µF capacitor as shown below is required. These capacitors should be placed as close to Vcc (#3 pin) as possible. It is also recommended that the capacitors are placed on the device side of the PCB. To achieve best performance, it is recommended to place the filter composing devices. Please see next page.


2.5 V / 3.3 V

V_{CC}

C1 0.1 µF C2 10 µF

GND

■ Example of SG-8506CA schematic layout

This figure shows an example of this product's application schematic.

As with any high speed analog circuitry, the power supply pins for SG-8506CA are vulnerable to noise. In order to achieve optimum jitter performance, power isolation with filter device is required for power supply pins.

In order to achieve best performance of the power isolation filter, it is recommended that the filter composing devices is placed on the device side of the PCB as close to the power pins as possible. The component value of this filter is just an example; it may have to be adjusted.

Please place them on the device side of the PCB
as close to the power pins as possible

Application Manual

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTER	214 Devcon Drive, San Jose, CA 95112, U.S.A. Phone: (1) 800-228-3964 FAX: (1) 408-922-0238 http://www.eea.epson.com
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A. Phone: (1) 847-925-8350 Fax: (1) 847-925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1) 800-249-7730 (Toll free) : (1) 310-955-5300 (Main) Fax: (1) 310-955-5400

EUROPE

EPSON EUROPE ELECTRONICS GmbH

HEADQUARTER	Riesstrasse 15, 80992 Munich, Germany Phone: (49)-(0) 89-140050 Fax: (49)-(0) 89-14005110 http://www.epson-electronics.de

---

ASIA

EPSON (China) CO., LTD.

	4F, Tower 1 of China Central Place, 81 Jianguo Street, Chaoyang District, Beijing, 100025 China Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120 http://www.epson.com.cn/ed/
Shanghai Branch	7F, Block B, High-Tech Building, 900 Yishan Road, Shanghai 200233, China Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677
Shenzhen Branch	12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838

EPSON HONG KONG LTD.

Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong
Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch)
http://www.epson.com.hk

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No.7, Song Ren Road, Taipei 11073
Phone: (886) 2-8786-6688 Fax: (886) 2-8786-6660
http://www.epson.com.tw/ElectronicComponent

EPSON SINGAPORE PTE. LTD.

No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633.
Phone: (65) 6586-5500 Fax: (65) 6271-3182
http://www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page

SEIKO EPSON CORPORATION KOREA Office

19F (63Bldg., Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul 07345 Korea
Phone: (82) 2-784-6027 Fax: (82) 2-767-3677
http://www.epson-device.co.kr

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

http://www5.epsondevice.com/en/quartz/index.html