


# SLLIMM - 2<sup>nd</sup> series IPM, 3-phase inverter, 0.15 $\Omega$ typ., 15 A, 600 V Power MOSFET


**SDIP2B-26L type L3**

**Product status link**
[STIB1560DM2-L](#)
**Product summary**

<b>Order code</b>	STIB1560DM2-L
<b>Marking</b>	IB1560DM2-L
<b>Package</b>	SDIP2B-26L type L3
<b>Packing</b>	Tube

## Features

- IPM 15 A, 600 V, 3-phase MOSFET inverter bridge including 2 control ICs for gate driving
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Internal bootstrap diode
- Undervoltage lockout of gate drivers
- Smart shutdown function
- Short-circuit protection
- Shutdown input/fault output
- Separate open-source outputs
- Built-in temperature sensor
- Comparator for fault protection
- Fast, soft recovery diodes
- Fully isolated package
- Isolation rating of 1500 Vrms/min
- UL recognition: UL 1557, file E81734

## Applications

- 3-phase inverters for motor drives
- Linear and BLDC compressor
- Aircon


## Description

This new IPM, belonging to the second series of SLLIMM (small low-loss intelligent molded module), provides a compact, high-performance AC motor drive in a simple, rugged design.

It combines new ST proprietary control ICs with the high-voltage N-channel super-junction MDMesh DM2, providing fast-recovery diode series to increase efficiency and minimize EMI and overall losses, making it ideal for any high-efficiency converter and 3-phase inverter system. SLLIMM is a trademark of STMicroelectronics.

# 1 Internal schematic and pin description

Figure 1. Internal schematic diagram and pin configuration



GADG260720190901GT

**Table 1. Pin description**

Pin	Symbol	Description
1	NC	-
2	VBOOTu	Bootstrap voltage for U phase
3	VBOOTv	Bootstrap voltage for V phase
4	VBOOTw	Bootstrap voltage for W phase
5	HINu	High-side logic input for U phase
6	HINv	High-side logic input for V phase
7	HINw	High-side logic input for W phase
8	VCCH	High-side low voltage power supply
9	GND	Ground
10	LINu	Low-side logic input for U phase
11	LINv	Low-side logic input for V phase
12	LINw	Low-side logic input for W phase
13	VCCL	Low-side low voltage power supply
14	$\overline{SD}$ / OD	Shutdown logic input (active low) / open-drain (comparator output)
15	CIN	Comparator input
16	GND	Ground
17	TSO	Temperature sensor output
18	NW	Negative DC input for W phase
19	NV	Negative DC input for V phase
20	NU	Negative DC input for U phase
21	W	W phase output
22	V	V phase output
23	U	U phase output
24	P	Positive DC input
25	NC	-
26	NC	-

## 2 Absolute maximum ratings

$T_J = 25\text{ °C}$  unless otherwise noted.

**Table 2. Inverter part**

Symbol	Parameter	Value	Unit
$V_{PN}$	Supply voltage between P -N <sub>U</sub> , -N <sub>V</sub> , -N <sub>W</sub>	450	V
$V_{PN(surge)}$	Supply voltage surge among P -N <sub>U</sub> , -N <sub>V</sub> , -N <sub>W</sub>	500	V
$V_{DSS}$	MOSFET blocking voltage (or drain-source voltage) for each MOSFET ( $V_{IN}^{(1)} = 0\text{ V}$ )	600	V
$\pm I_D$	Drain current (continuous) at $T_C = 25\text{ °C}$	17	A
$\pm I_{DP}$	Peak drain current each MOSFET (less than 1 ms)	68	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ °C}$ each MOSFET	113	W
$t_{scw}$	Short circuit withstand time, $V_{DS} = 300\text{ V}$ , $T_J = 125\text{ °C}$ , $V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN} = 0\text{ to }5\text{ V}$	12	$\mu\text{s}$

1. Applied among HIN<sub>x</sub>, LIN<sub>x</sub> and GND for  $x = U, V, W$ .

**Table 3. Control part**

Symbol	Parameter	Min.	Max.	Unit
$V_{CC}$	Supply voltage between $V_{CCH-GND}$ , $V_{CCL-GND}$	- 0.3	20	V
$V_{BOOT}$	Bootstrap voltage	- 0.3	619	V
$V_{OUT}$	Output voltage among U, V, W and GND	$V_{BOOT} - 21$	$V_{BOOT} + 0.3$	V
$V_{CIN}$	Comparator input voltage	- 0.3	20	V
$V_{IN}$	Logic input voltage applied among HIN <sub>x</sub> , LIN <sub>x</sub> and GND	- 0.3	15	V
$\overline{V_{SD/OD}}$	Open-drain voltage	-0.3	7	V
$\overline{I_{SD/OD}}$	Open-drain sink current		10	mA
$V_{TSO}$	Temperature sensor output voltage	-0.3	5.5	V
$I_{TSO}$	Temperature sensor output current		7	mA

**Table 4. Total system**

Symbol	Parameter	Value	Unit
$V_{ISO}$	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, $t = 60\text{ s}$ )	1500	Vrms
$T_J$	Power chips operating junction temperature range	-40 to 150	°C
$T_C$	Module operation case temperature range	-40 to 125	°C

## 2.1 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
$R_{th(j-c)}$	Thermal resistance junction-case single MOSFET	1.1	°C/W

### 3 Electrical characteristics

$T_J = 25\text{ °C}$  unless otherwise noted.

#### 3.1 Inverter part

**Table 6. Static**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{DSS}$	Zero gate voltage drain current	$V_{DS} = 600\text{ V}$ , $V_{CC} = V_{boot} = 15\text{ V}$			100	$\mu\text{A}$
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0\text{ V}$ , $I_D = 1\text{ mA}$	600			V
$R_{DS(on)}$	Static drain-source turn-on resistance	$V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0\text{ to }5\text{ V}$ , $I_D = 1.5\text{ A}$		0.13		$\Omega$
		$V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(1)} = 0\text{ to }5\text{ V}$ , $I_D = 15\text{ A}$		0.15	0.17	
$V_{SD}$	Drain-source diode forward voltage	$V_{IN}^{(1)} = 0\text{ V}$ , $I_D = 15\text{ A}$		0.98	1.36	V

1. Applied among  $HINx$ ,  $LINx$  and  $GND$  for  $x = U, V, W$ .


**Table 7. Inductive load switching time and energy**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{on}^{(1)}$	Turn-on time	$V_{DD} = 300\text{ V}$ , $V_{CC} = V_{boot} = 15\text{ V}$ , $V_{IN}^{(2)} = 0\text{ to }5\text{ V}$ , $I_D = 15\text{ A}$	-	690	-	ns
$t_{c(on)}^{(1)}$	Cross-over time on		-	210	-	
$t_{off}^{(1)}$	Turn-off time		-	1100	-	
$t_{c(off)}^{(1)}$	Cross-over time off		-	77	-	
$t_{rr}$	Reverse recovery time		-	230	-	$\mu\text{J}$
$E_{on}$	Turn-on switching energy		-	750	-	
$E_{off}$	Turn-off switching energy		-	115	-	
$E_{rr}$	Reverse recovery energy		-	14	-	

1.  $t_{on}$  and  $t_{off}$  include the propagation delay time of the internal drive.  $t_{c(on)}$  and  $t_{c(off)}$  are the switching times of the MOSFET itself under the internally given gate driving condition.


2. Applied among  $HINx$ ,  $LINx$  and  $GND$  for  $x = U, V, W$ .

Figure 2. Switching time test circuit



GADG240420171446IG

Figure 3. Switching time definition



AM09223V2

### 3.2 Control/protection parts

**Table 8. High- and low-side drivers**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{il}$	Low logic level voltage				0.8	V
$V_{ih}$	High logic level voltage		2			V
$I_{INh}$	IN logic "1" input bias current	$IN_x = 15\text{ V}$	80	150	200	$\mu\text{A}$
$I_{INl}$	IN logic "0" input bias current	$IN_x = 0\text{ V}$			1	$\mu\text{A}$
<b>High-side</b>						
$V_{CC\_hys}$	$V_{CC}$ UV hysteresis		1.2	1.4	1.7	V
$V_{CCH\_th(on)}$	$V_{CCH}$ UV turn-on threshold		11	11.5	12	V
$V_{CCH\_th(off)}$	$V_{CCH}$ UV turn-off threshold		9.6	10.1	10.6	V
$V_{BS\_hys}$	$V_{BS}$ UV hysteresis		0.5	1	1.6	V
$V_{BS\_th(on)}$	$V_{BS}$ UV turn-on threshold		10.1	11	11.9	V
$V_{BS\_th(off)}$	$V_{BS}$ UV turn-off threshold		9.1	10	10.9	V
$I_{QBSU}$	Under voltage $V_{BS}$ quiescent current	$V_{BS} = 9\text{ V}$ , $HIN_x^{(1)} = 5\text{ V}$		55	75	$\mu\text{A}$
$I_{QBS}$	$V_{BS}$ quiescent current	$V_{CC} = 15\text{ V}$ , $HIN_x^{(1)} = 5\text{ V}$		125	170	$\mu\text{A}$
$I_{qccu}$	Under voltage quiescent supply current	$V_{CC} = 9\text{ V}$ , $HIN_x^{(1)} = 0\text{ V}$		190	250	$\mu\text{A}$
$I_{qcc}$	Quiescent current	$V_{CC} = 15\text{ V}$ , $HIN_x^{(1)} = 0\text{ V}$		560	730	$\mu\text{A}$
$R_{DS(on)}$	BS driver ON resistance			150		$\Omega$
<b>Low-side</b>						
$V_{CC\_hys}$	$V_{CC}$ UV hysteresis		1.1	1.4	1.6	V
$V_{CCL\_th(on)}$	$V_{CCL}$ UV turn-on threshold		10.4	11.6	12.4	V
$V_{CCL\_th(off)}$	$V_{CCL}$ UV turn-off threshold		9.0	10.3	11	V
$I_{qccu}$	Under voltage quiescent supply current	$V_{CC} = 10\text{ V}$ , $\overline{SD}$ pulled to 5 V through $R_{SD} = 10\text{ k}\Omega$ , $CIN = LIN_x^{(1)} = 0\text{ V}$		600	800	$\mu\text{A}$
$I_{qcc}$	Quiescent current	$V_{CC} = 15\text{ V}$ , $\overline{SD} = 5\text{ V}$ , $CIN = LIN_x^{(1)} = 0\text{ V}$		700	900	$\mu\text{A}$
$V_{SSD}$	Smart $\overline{SD}$ unlatch threshold		0.5	0.6	0.75	V
$I_{SDh}$	$\overline{SD}$ logic "1" input bias current	$\overline{SD} = 5\text{ V}$	25	50	70	$\mu\text{A}$
$I_{SDl}$	$\overline{SD}$ logic "0" input bias current	$\overline{SD} = 0\text{ V}$			1	$\mu\text{A}$

1. Applied among  $HIN_x$ ,  $LIN_x$  and  $GND$  for  $x = U, V, W$ .

**Table 9. Temperature sensor output**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{TSO}$	Temperature sensor output voltage	$T_J = 25\text{ }^\circ\text{C}$	0.974	1.16	1.345	V
$I_{TSO\_SNK}$	Temperature sensor sink current capability			0.1		mA
$I_{TSO\_SRC}$	Temperature sensor source current capability		4			mA



**Table 10. Sense comparator ( $V_{CC} = 15\text{ V}$ , unless otherwise is specified)**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{CIN}$	CIN input bias current	$V_{CIN} = 1\text{ V}$	-0.2		0.2	$\mu\text{A}$
$V_{ref}$	Internal reference voltage		460	510	560	mV
$V_{OD}$	Open-drain low level output voltage	$I_{od} = 5\text{ mA}$			500	mV
$t_{CIN\_SD}$	$C_{IN}$ comparator delay to $\overline{SD}$	$\overline{SD}$ pulled to 5 V through $R_{SD} = 10\text{ k}\Omega$ ; measured applying a voltage step 0-1 V to pin CIN; 50% CIN to 90% $\overline{SD}$	240	320	410	ns
$SR_{SD}$	$\overline{SD}$ fall slew rate	$\overline{SD}$ pulled to 5 V through $R_{SD} = 10\text{ k}\Omega$ ; $C_L = 1\text{ nF}$ through $\overline{SD}$ and ground; 90% $\overline{SD}$ to 10% $\overline{SD}$		25		V/ $\mu\text{s}$

The comparator stays enabled even if  $V_{CC}$  is in the UVLO condition but higher than 4 V.

## 4 Fault management

The device integrates an open-drain output connected to the  $\overline{SD}$  pin. As soon as a fault occurs, the open-drain is activated and the LVGx outputs are forced low. Two types of fault can be identified:

- Overcurrent (OC) sensed by the internal comparator (see more detail in [Section 4.1 Smart shutdown function](#));
- Undervoltage on supply voltage ( $V_{CC}$ )

Each fault enables the SD open drain for a different time, as described in the following table.

**Table 11. Fault timing**


Symbol	Parameter	Event time <sup>(1)</sup>	SD open-drain enable time result <sup>(1)(2)</sup>
OC	Over-current event	$\leq 24 \mu\text{s}$	24 $\mu\text{s}$
		$> 24 \mu\text{s}$	OC time
UVLO	Under-voltage lockout event	$\leq 70 \mu\text{s}$	70 $\mu\text{s}$
		$> 70 \mu\text{s}$ until the $V_{CC\_LS}$ exceeds the $V_{CC\_LS}$ UV turn ON threshold	UVLO time

1. Typical value ( $-40 \text{ }^\circ\text{C} \leq T_J \leq +125 \text{ }^\circ\text{C}$ ).

2. Without contribution of the RC network on SD.


Actually, the device remains in a fault condition ( $\overline{SD}$  at low logic level and LVGx outputs disabled) for a time also depending on the RC network connected to the  $\overline{SD}$  pin. The network generates a time contribution that is added to the internal value.

**Figure 4. Overcurrent timing (without contribution of the RC network on  $\overline{SD}$ )**



GIPG120520141638FSR

Figure 5. UVLO timing (without contribution of the RC network on  $\overline{SD}$ )




GIPG120520141644FSR

#### 4.1 Smart shutdown function

The device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.


The output signal of the comparator is fed to an integrated MOSFET with the open drain output available on the  $\overline{SD}$  input. When the comparator triggers, the device is set in shutdown state and its outputs are all set to low level.

**Figure 6. Smart shutdown timing waveforms in case of overcurrent event**


Fast shutdown:  
 the driver outputs are set in SD state  
 immediately after comparator triggering  
 even if the SD signal has not yet reached  
 the lower input threshold

$$t_1 \cong \tau_1 \cdot \ln \left( \frac{V_{off} - V_{on}}{V_{SSD} - V_{on}} \right)$$

$$t_2 \cong \tau_2 \cdot \ln \left( \frac{V_{SSD} - V_{off}}{V_{ih} - V_{off}} \right)$$

**SHUTDOWN CIRCUIT**


where:

$$\tau_1 = (R_{ON\_OD} // R_{SD}) \cdot C_{SD}$$

$$\tau_2 = (R_{PD\_SD} // R_{SD}) \cdot C_{SD}$$

$$V_{on} = \frac{R_{ON\_OD}}{R_{ON\_OD} + R_{SD}} \cdot V_{BIAS}$$

$$V_{off} = \frac{R_{PD\_SD}}{R_{PD\_SD} + R_{SD}} \cdot V_{BIAS}$$

 $R_{ON\_OD} = V_{OD}/5 \text{ mA}$ , see Table 10. Sense comparator ( $V_{CC} = 15 \text{ V}$ , unless otherwise is specified);

 $R_{PD\_SD} (\text{typ.}) = 5 \text{ V}/I_{SDh}$

In common overcurrent protection designs, the comparator output is usually connected to the  $\overline{SD}$  input and an RC network is connected to this  $\overline{SD}$  line in order to provide a mono-stable circuit which implements a protection time that follows the fault condition.

As opposed to common fault detection systems, the device smart shutdown architecture allows the immediate turn-off of output gates driver in case of fault, by minimizing the propagation delay between the fault detection event and the actual switching off of the outputs. In fact, the time delay between the fault and the turning off of the outputs is no longer dependent on the RC value of the external network connected to the pin.

In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering.

At the same time, the internal logic turns on the open-drain output and holds it on until the  $\overline{SD}$  voltage goes below the  $V_{SSD}$  threshold and the  $t_{oc}$  time is elapsed.

The driver outputs restart following the input pins as soon as the voltage at the  $\overline{SD}$  pin reaches the higher threshold of the  $\overline{SD}$  logic input.


The smart shutdown system provides the possibility to increase the time constant of the external RC network (i.e., the disable time after the fault event) up to very high values without increasing the delay time of the protection.

## 5 Temperature monitoring solutions

### 5.1 TSO output


The device integrates a temperature sensor. A voltage proportional to the die temperature is available on the TSO pin. When this function is not used, the pin can be left floating.

Figure 7.  $V_{TSO}$  output characteristics vs LVIC temperature



## 6 Application circuit example

Figure 8. Application circuit example



GADG260720190903GT

Application designers are free to use a different scheme according to the device specifications.

## 6.1 Guidelines

1. Input signals HIN, LIN are active-high logic. A 100 k $\Omega$  (typ.) pull-down resistor is built-in for each input pin. To prevent input signal oscillations, the wiring of each input should be as short as possible and the use of RC filters ( $R_1$ ,  $C_1$ ) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
2. The use of a bypass capacitor  $C_{VCC}$  (aluminum or tantalum) can reduce the transient circuit demand on the power supply. Besides, to reduce any high-frequency switching noise distributed on the power lines, a decoupling capacitor  $C_2$  (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to each  $V_{CC}$  pin and in parallel with the bypass capacitor.
3. The use of an RC filter ( $R_{SF}$ ,  $C_{SF}$ ) prevents protection circuit malfunctions. The time constant ( $R_{SF} \times C_{SF}$ ) should be set to 1  $\mu$ s and the filter must be placed as close as possible to the CIN pin.
4. The  $\overline{SD}$  is an input/output pin (open-drain type if it is used as output). It should be pulled up to a power supply (i.e., MCU bias at 3.3/5 V) by a resistor value, which can keep the  $I_{od}$  no higher than 5 mA ( $V_{OD} \leq 500$  mV when open-drain MOSFET is ON). The filter on  $\overline{SD}$  should be sized to get a desired re-starting time after a fault event and placed as close as possible to the  $\overline{SD}$  pin.
5. A decoupling capacitor  $C_{TSO}$  (between 1 nF and 10 nF) placed close to the MCU can be used to increase the noise immunity of the TSO thermal sensor.
6. The decoupling capacitor  $C_3$  (100 to 220 nF with low ESR and low ESL) in parallel with each  $C_{boot}$  filters high-frequency disturbances. Both  $C_{boot}$  and  $C_3$  (if present) should be placed as close as possible to the U,V,W and  $V_{boot}$  pins. Bootstrap negative electrodes should be connected to the U,V,W terminals directly and separated from the main output wires.
7. To prevent overvoltage on the  $V_{CC}$  pin, a Zener diode (Dz1) can be used. Similarly on the  $V_{boot}$  pin, a Zener diode (Dz2) can be placed in parallel with each  $C_{boot}$ .
8. The use of the decoupling capacitor  $C_4$  (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor  $C_{Vdc}$  prevents surge destruction. Both capacitors  $C_4$  and  $C_{Vdc}$  should be placed as close as possible to the IPM ( $C_4$  has priority over  $C_{Vdc}$ ).
9. By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an optocoupler is possible.
10. Low inductance shunt resistors should be used for phase leg current sensing.
11. In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PWR\_GND should be as short as possible.
12. The connection of the SGN\_GND to the PWR\_GND at one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the device specifications for application designs. For further details, please refer to the relevant application note.

**Table 12. Recommended operating conditions**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{PN}$	Supply voltage	Applied among P-Nu, $N_V$ , $N_W$		300	400	V
$V_{CC}$	Control supply voltage	Applied to $V_{CC}$ -GND	13.5	15	18	V
$V_{BS}$	High-side bias voltage	Applied to $V_{BOOTi}$ -OUT <sub>i</sub> for i = U, V, W	13		18	V
$t_{dead}$	Blanking time to prevent arm-short	For each input signal	1.5			$\mu$ s
$f_{PWM}$	PWM input signal	-40 $^{\circ}$ C < $T_C$ < 100 $^{\circ}$ C -40 $^{\circ}$ C < $T_J$ < 125 $^{\circ}$ C			20	kHz
$T_C$	Case operation temperature				100	$^{\circ}$ C



## 7 Electrical characteristics (curves)

Figure 9. Output characteristics




Figure 10. Diode  $V_{SD}$  vs drain current




Figure 11.  $I_D$  vs temperature




Figure 12.  $E_{ON}$  switching energy vs drain current




Figure 13.  $E_{OFF}$  switching energy vs drain current





Figure 14. Thermal impedance for MOSFET




## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 8.1 SDIP2B-26L type L3 package information

**Figure 15. SDIP2B-26L type L3 package outline**



8450802\_5\_type\_L3

**Table 13. SDIP2B-26L type L3 package mechanical data**

Ref.	Dimensions (mm)		
	Min.	Typ.	Max.
A	37.50	38.00	38.50
A1	0.97	1.22	1.47
A2	0.97	1.22	1.47
A3	34.70	35.00	35.30
c	1.45	1.50	1.55
B	23.50	24.00	24.50
B1		12.00	
B2	13.90	14.40	14.90
B3	28.90	29.40	29.90
C	3.30	3.50	3.70
C1	5.00	5.50	6.00
C2	13.50	14.00	14.50
D	28.70	29.30	29.80
D1	2.55	2.85	3.15
e	3.356	3.556	3.756
e1	1.578	1.778	1.978
e2	7.42	7.62	7.82
e3	4.88	5.08	5.28
e4	2.34	2.54	2.74
E	11.90	12.40	12.90
E1	3.45	3.75	4.05
E2		1.80	
f	0.45	0.60	0.75
f1	0.35	0.50	0.65
F	1.95	2.10	2.25
F1	0.95	1.10	1.25
R	1.55	1.575	1.60
T	0.375	0.40	0.425
V	0°		5°

## Revision history

**Table 14. Document revision history**

Date	Revision	Changes
25-Jul-2019	1	First release.

## Contents

<b>1</b>	<b>Internal schematic and pin description</b>	<b>2</b>
<b>2</b>	<b>Absolute maximum ratings</b>	<b>4</b>
2.1	Thermal data	4
<b>3</b>	<b>Electrical characteristics</b>	<b>6</b>
3.1	Inverter part	6
3.2	Control/protection parts	7
<b>4</b>	<b>Fault management</b>	<b>10</b>
4.1	Smart shutdown function	11
<b>5</b>	<b>Temperature monitoring solutions</b>	<b>14</b>
5.1	TSO output	14
<b>6</b>	<b>Application circuit example</b>	<b>15</b>
6.1	Guidelines	16
<b>7</b>	<b>Electrical characteristics (curves)</b>	<b>17</b>
<b>8</b>	<b>Package information</b>	<b>18</b>
8.1	SDIP2B-26L type L3 package information	18
	<b>Revision history</b>	<b>20</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved