

General Description

The AOZ9511QV is an integrated half-bridge gate driver with smart functions. The device includes one half-bridge gate driver, capable of driving high-side and low-side N-channel MOSFETs. Using two AOZ9511QV for single phase motor drivers and three AOZ9511QV for three phase motor drivers.

The device features multiple protection functions such as UVLO and over temperature protection. Moreover, AOZ9511QV provides adjustable gate drive sink and source current control. By using this control, the user can optimize performances of EMI and efficiency.

The AOZ9511QV is available in a 4mm×4mm QFN-23L package and is rated over a -40°C to +125°C ambient temperature range.

Features


- 3.8 V to 28 V Input voltage range
- 20A Maximum output current
- Low R_{DS(ON)} internal NFETs
 - 7.5 mΩ for Both HS/LS
- Adjustable slew-rate control to improve Radiation EMI performance
- Build-in protect function UVLO, OTP
- Thermally enhanced 23-pin 4×4 QFN

Applications

- BLDC motor drive
- Fans and pumps
- Power tools



Typical Application





Ordering Information

Part Number Ambient Temperature Range		Package	Environmental
AOZ9511QV	-40 °C to +125 °C	23-Pin 4×4 QFN	RoHS



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration




Figure 1. AOZ9511QV 23-Pin 4mm x 4mm QFN

Pin Description

Pin Number	Pin Name	Pin Function	
1	NC	No Connect.	
2	DVS	Slew-Rate Control to Adjust Driver Speed of Internal MOSFET.	
3	NC	No Connect.	
4	HIN	PWM Input for High-Side MOSFET.	
5	LIN	PWM Input for Low-Side MOSFET.	
6	NC	No Connect.	
7, 8, 9, 22	VIN	Supply Input. All IN pins must be connected together.	
10, 11, 16, 17, 18	VOUT	Switching Node for Half-Bridge. All VOUT must be connected together.	
12, 13, 14, 15	PGND	Power Ground.	
19	VB	Bootstrap Capacitor Connection. Connect an external capacitor between VB and VOUT for supplying high-side MOSFET.	
20	VCC	Supply Input for Analog Functions. Bypass VCC to AGND with a 0.1μF~10μF ceramic capacitor and as close to VCC pin as possible.	
21	NC	No Connect.	
23	AGND	Analog Ground.	

Rev. 1.1 January 2022 **www.aosmd.com** Page 2 of 13



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating		
VIN to AGND	-0.3 V to +30 V		
VOUT to GND	-0.3 V to +30 V		
VB to AGND	-0.3 V to +40 V		
VB to VOUT	-0.3V to +6V		
DVS, VCC to AGND	-0.3V to +6V		
PGND to AGND	-0.3V to +1V		
Junction Temperature (T _J)	+150°C		
Storage Temperature (T _S)	-65°C to +150°C		
ESD Rating	±2kV		

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating		
Supply Voltage (V _{IN})	3.8 V to 28 V		
Supply Voltage (V _{CC})	4.75 V to 5.5 V		
Ambient Temperature (T _A)	-40 °C to +125 °C		
Package Thermal Resistance (OJC) (OJA)	0.6°C/W 40°C/W		

Electrical Characteristics

 $T_A = -40$ °C to +125 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
General	1					
V _{UVLO_R}	VIN=12V, VCC increase, Monitor DVS from low to high			4.3		V
V _{UVLO_F}	V _{CC} UVLO Falling	VIN=12V, VCC decrease, Monitor DVS from high to low		4.2		V
VB _{UVLO_R}	VB-VOUT UVLO Rising	VIN=20 V, (VB -VOUT) increase, Monitor VOUT from low to high		4.3		V
VB _{UVLO_F}	VB-VOUT UVLO Falling	VIN=20 V, (VB -VOUT) decrease, Monitor VOUT from high to low		4.2		V
I_{VIN_QC} I_{VIN} Quiescent Current $VIN=12V$, VCC=5V, HIN=LIN=0 DVS=100 kΩ		VIN=12V, VCC=5V, HIN=LIN=0V, DVS=100kΩ		20		μA
I _{VCC_QC}	VIN=12V, VCC=5V, HIN=LIN=0 DVS=100 kΩ			180		μA
		HIN/LIN=0V, VOUT=1V, (VB-VOUT)=5V,			40	mA
V _{HLIN_L}	HIN/LIN Logic Low Voltage	VIN=12V	0.7	0.9	1.1	V
V _{HLIN_H} HIN/LIN Logic High Voltage		VIN=12V	1.2	1.4	1.6	V
R _{HLIN_IN}	HIN/LIN Input Pull Low Impedance			280		kΩ
t _{HIN_RP} HIN Rising Propagation Delay		VIN=10 V, VCC=5 V, DVS=20 k Ω , VOUT to GND=100 Ω , HIN=Low to High, Monitor VOUT Low to High	62	87	110	ns
t _{HIN_FP} HIN Falling Propagation Delay		VIN=10 V, VCC=5 V, DVS=20 kΩ, VOUT to GND=100 Ω, HIN=High to Low, Monitor VOUT High to Low	60	86	110	ns
t _{LIN_RP} LIN Rising Propagation Delay		VIN=10 V, VCC=5 V, DVS=20 k Ω , VOUT to GND=100 Ω , LIN=Low to High, Monitor VOUT High to Low	72	91	105	ns
t _{LIN_FP}	LIN Falling Propagation Delay	VIN=10 V, VCC=5 V, DVS=20 k Ω , VOUT to GND=100 Ω , LIN=High to Low, Monitor VOUT Low to High	50	75	95	ns



Electrical Characteristics


 $T_A = -40 \,^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$, unless otherwise specified.

Symbol Parameter		Conditions	Min	Тур	Max	Units
T _{DM_R} Delay Matching Rising		Difference between t _{HIN_RP} and t _{LIN_RP}		4		ns
T _{DM_F}	Delay Matching Falling	Difference between t _{HIN_FP} and t _{LIN_FP}		11		ns
V _{DVS}	DVS	VIN=12V, VCC=5V, DVS=20kΩ	0.97	1	1.03	V
I _{DVS_MIN}	DVS Min. Source Current	VIN=12V, VCC=5V, DVS=4V		0.5		μA
I _{DVS_MAX}	DVS Max. Source Current	VIN=12V, VCC=5V, DVS=0.8V		140		μA
SR _{HIN_R} HIN Rising Slew Rate (DVS=20 kΩ)		VIN=10 V, VCC=5 V, VOUT to GND=100 Ω, HIN=Low to High, Monitor VOUT Rising Slew Rate		0.4		V/ns
SR _{HIN_F}	HIN Falling Slew Rate (DVS=20 kΩ)	VIN=10 V, VCC=5 V, VOUT to GND=100 Ω, HIN=High to Low, Monitor VOUT Falling Slew Rate		0.05		V/ns
SR _{LIN_R}	LIN Rising Slew Rate (DVS=20 kΩ)	VIN=10 V, VCC=5 V, VOUT to VIN=100 Ω, LIN=High to Low, Monitor VOUT Rising Slew Rate		0.5		V/ns
SR _{LIN_F}	LIN Rising Slew Rate (DVS=20 kΩ)	VIN=10V, VCC=5V, VOUT to VIN=100Ω, LIN=Low to High Monitor VOUT Falling Slew Rate		0.4		V/ns
R _{H_ON}	VIN-VOUT R _{ON}	VIN=12V, VCC=5V, HIN=5V, (VB-VOUT)=5V, I _{VOUT} =1A		7.5		mΩ
R _{L_ON}	VOUT-PGND R _{ON}	VIN=12V, VCC=5V, LIN=5V, PGND=0, I _{VOUT} =1A		7.5		mΩ
V _{SD}	Boost Diode Forward Voltage	Forward Current=2mA		0.42		٧
T _{OTP} OTP		VIN=12V, VCC=5V		150		°C

Rev. 1.1 January 2022 **www.aosmd.com** Page 4 of 13



Functional Block Diagram





Timing Diagram




Figure 2. Start-up Sequence

Rev. 1.1 January 2022 **www.aosmd.com** Page 6 of 13



Typical Characteristics




Figure 3. VCC UVLO Rising Threshold




Figure 5. VCC UVLO Falling Threshold




Figure 7. VB-VOUT UVLO Rising Threshold




Figure 4. VB-VOUT UVLO Falling Threshold




Figure 6. Input Standby Current




Figure 8. VCC Standby Current

Rev. 1.1 January 2022 **www.aosmd.com** Page 7 of 13



Typical Characteristics (Continued)




Figure 9. HIN High Threshold




Figure 11. HIN Low Threshold




Figure 10. LIN High Threshold




Figure 12. LIN Low Threshold

Rev. 1.1 January 2022 **www.aosmd.com** Page 8 of 13



Detailed Description

The AOZ9511QV is an integrated half-bridge gate driver for motor drive applications. The device includes one half-bridge gate driver, capable of driving high-side and low-side N-channel MOSFETs. The AOZ9511QV provides adjustable source/sink current of both high/low-side gate drive output current which can optimize performances of EMI and efficiency on different PCB layout and applications.

The AOZ9511QV provides adjustable gate drive sink and source current control, by doing this control methodology, it's able to optimize EMI and driver losses to improve overall efficiency performance.

In addition, the AOZ9511QV provides several fault protections, such as UVLO, OTP and non-overlapping mechanism.

The AOZ9511QV is available in a 23-pin 4mm×4mm QFN package.

Non-overlapping

For forbidding shoot-through, HIN or LIN is invalid when HIN or LIN goes high state before other one. For example, low-side gate state keeps low regardless of the state of LIN when HIN is high at first, and vice versa.

Fault Protection

In order to protect power MOSFETs, over temperature protection (OTP) is implemented. AOZ9511QV will be shutdown when OTP is occurred until VCC is reset. The threshold of OTP is 140°C.

Adjustable Source/Sink Current

It's hard to meet all of EMI specifications in different applications. So, AOZ9511QV provides external adjustable resistors for tuning gate drive source and sink current.

DVS is used to tune gate drive source and sink current, respectively. A resistor connects between DVS pin and GND to setting gate drive source/sink current by internal current mirror, as illustrated Figure 13. Source and sink current use maximum capability to drive when DVS pin is floating or the voltage on DVS pin exceeds 4V. The suggestion range of R_{DVS} is $10\,\text{k}\Omega{\sim}100\,\text{k}\Omega$.




Figure 13. Source/Sink Current Setting

In addition, source and sink current controls are implemented only during MOSFET Miller effect and $V_{GS} > 1 \text{ V}$, as illustrated in Figure 14.




Figure 14. Source/Sink Current Implement Waveform



Layout Considerations

Several layout tips are listed below for the best electric and thermal performance.

- The VIN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to VIN pins to help thermal dissipation.
- Input capacitors should be connected to the VIN pins and the PGND pins as close as possible to reduce the switching spikes.
- The VOUT pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a large copper plane to VOUT pins to help thermal dissipation.

- Decoupling capacitor C_{VCC} should be connected to VCC and AGND as close as possible.
- Bootstrap capacitor C_B should be connected to VB and VOUT as close as possible. A ground plane is preferred. PGND and AGND must be connected to the ground plane through vias.
- 6. A ground plane is preferred. PGND and AGND must be connected to the ground plane through vias
- 7. Keep sensitive signal traces such as feedback trace and digital signals far away from the VOUT pins.






Figure 15. Layout Placement

Rev. 1.1 January 2022 **www.aosmd.com** Page 10 of 13




Package Dimensions, QFN 4x4-23L






RECOMMENDED LAND PATTERN





Option 2




SYMBOLS	DIMENS	IONS IN MILLI	METERS	DIM	ENSIONS IN INC	CHES	
SYMBOLS	MIN	NOM	MAX	MIN	NOM	MAX	
A	0.80	0.90	1.00	0.031	0.035	0.039	
A1	0.00		0.05	0.000		0.002	
A2	A2 0.2 REF			0.008 REF			
E	3. 90	4.00	4.10	0. 153	0. 157	0. 161	
E1	2. 95	3.05	3. 15	0. 116	0.120	0. 124	
E2	1.65	1.75	1.85	0.065	0.069	0.073	
E3	2. 95	3.05	3. 15	0. 116	0.120	0. 124	
D	3. 90	4.00	4.10	0. 153	0. 157	0. 161	
D1	0.65	0.75	0.85	0.026	0.030	0.034	
D2	0.85	0.95	1.05	0.033	0.037	0.041	
D3	1. 24	1.34	1.44	0.049	0.053	0.057	
L	0.35	0.40	0.45	0.014	0.016	0.018	
L1	0. 57	0.62	0.67	0.022	0.024	0.026	
L2	0. 23	0. 28	0.33	0.009	0.011	0.013	
L3	0.57	0.62	0.67	0.022	0.024	0.026	
L4	0.30	0.35	0.40	0.012	0.014	0.016	
b	0. 20	0. 25	0.30	0.008	0.010	0.012	
e	0.50 BSC				0.020 BSC		


NOTE


- 1. CONTROLLING DIMENSION IS MILLIMETER.
 CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 2. TOLERANCE: ±0.05 UNLESS OTHERWISE SPECIFIED.
- 3. RADIUS ON ALL CORNER ARE 0.152 MAX., UNLESS OTHERWISE SPECIFIED.
- 4. PACKAGE WARPAGE: 0.012 MAX.
- 5. NO ANY PLASTIC FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.
- 6. PAD PLANARITY: ±0.102
- 7. CRACK BETWEEN PLASTIC BODY AND LEAD IS NOT ALLOWED.



Tape and Reel Dimensions, QFN 4x4-23L










Part Marking



Part Number	Description	Code
AOZ9511QV	Green Product	DT00

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.1 January 2022 **www.aosmd.com** Page 13 of 13